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Abstract
Ultra Wideband (UWB) systems are receiving recently more attention due to its
approval by FCC. The systems that have been already implemented are based in
analog correlation. This thesis is part of an eﬀort to implement a wholly digital Ultra
Wideband receiver. Synchronization of a signal is a ﬁrst step to perform the correct
demodulation of the data contained in it. It is a problem whose complexity does
not scale linearly with the bandwidth of the received signal. In UWB bandwidths are
over 1 GHz, and the synchronization process has an important impact in the overhead
needed in each data packet compared to the amount of information. In this thesis,
the synchronization subsystem of an all digital UWB receiver is designed, taking into
account the speciﬁc properties of UWB signals.
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1516Chapter 1
Introduction
Ultra Wide-band (UWB) has appeared recently as a new way of reusing spectrum
already allocated. The FCC has approved its use for communications [3], under
certain constraints, creating a great expectation around the emergence of transceivers
using UWB.
In this chapter, the characteristics of a UWB are described, including how it can be
deﬁned, how the information is encoded and how diﬀerent users can be distinguished.
Its time structure is introduced along with its diﬀerent parameters and their impact
in the signal properties. This model allows to explain the advantages of the system.
Next section focuses on the UWB receiver architecture. The trade-oﬀs related to
the optimum place in the receiver chain to perform the analog to digital conversion
(ADC) are indicated. Previous work, as a CDMA receiver (with many similarities to
the UWB receiver) and examples of UWB receivers with the ADC placed in diﬀerent
positions, is presented. Finally, the architecture chosen for this thesis is shown.
This architecture is closely related to how the demodulation and synchronization is
performed. In the last section of this chapter a brief exposition of the synchronization
algorithm appears, relating it to the architecture and specifying what parts of the
block diagram of the system are the objective of this thesis.
171.1 UWB signal
The deﬁnition of an Ultra Wide-band signal in the literature is somewhat vague.
Some possibilities are:
• A signal with a bandwidth greater than 500 MHz.
• A signal whose bandwidth is more than 25 % its center frequency.
These deﬁnitions allow for, for example, a CDMA signal with a chip1 rate of 1 chip/ns
or an OFDM signal whose total bandwidth is over that used in standard IEEE 802.11.
But in this thesis, it will be understood as UWB signal one composed of very narrow
pulses (in the order of 1 ns or even shorter) with small duty cycle (at most 1 % or 2
%)[19].
1.1.1 Time representation
A UWB signal represents each bit of information with a stream of very narrow pulses,
each separated by a time interval much larger than its width. The number of pulses
that are used for each bit depends on the length of a pseudorandom code that has
three uses. The pseudorandom code whitens the spectrum of the signal, reducing
its interference to narrowband systems. It also can be used to identify and separate
the signals generated by two diﬀerent and simultaneous transmitters. In order to
detect the value of the bit sent, the pulses that comprise the same bit are integrated
together, providing processing gain in adverse signal to noise ratio situations [17].
Each pulse of the signal is a delayed and scaled replica of an original template. The
shape of this pulse determines the spectrum of the signal. The only characteristic
of the pulse relevant to the architecture of the system is that there are not sign
changes within one pulse. Examples of possible pulses can be seen in Figures 1-1(a),
1-1(b) and 1-1(c). For the purposes of both modeling and simulations, these are the
mathematical expressions that will be used:
1Chip: bit of the pseudorandom sequence in a Direct Sequence CDMA signal [17].
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Figure 1-1: Baseband pulses.
• Rectangular pulse:
p(t)=

 
 
1i f |t|≤V
2
0o t h e r w i s e
(1.1)
• Triangular pulse:
p(t)=

 
 
 
1 −
2|t|
V
 
if |t|≤V
2
0o t h e r w i s e
(1.2)
• Gaussian pulse:
p(t)=e
− t2
2V 2 (1.3)
These pulses are not intended to be perfect replicas of the pulses received but
simple models that allow to examine the eﬀect of the change of shape of the pulse
in the algorithms. The aggregate eﬀect of antennas and propagation channel in the
shape of the pulse is out of the scope of this thesis. When the FCC approved the
use of UWB signals for data communications, they also constrained the bandwidth
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Figure 1-2: Wavelet pulses
of the signal that was to be used[3]. The kind of pulses allowed do not have low
frequency components and resemble those shown in Figures 1-2(a) and 1-2(b). These
signals are general wavelets obtained by multiplying a pulse by a carrier. They will
not be taken into account for the design of this receiver, but the architecture will be
ﬂexible enough to accommodate for these kinds of pulses. Even in the case that a
wavelet is used, the signal is treated as carrierless. An usual wireless transmission
signal occupies a narrow bandwidth around a central carrier frequency. The concept
of phase appears as a derivation of the concept delay, by assuming the steady state of
the signal when taking a decision on the symbol. Information can be encoded in the
amplitude of the signal (amplitude modulation schemes) or into the phase (frequency
and phase modulations). In a UWB signal, steady state cannot be assumed. Fourier
frequency analysis is no longer valid and a broader approach, like Laplace transform
or time analysis, is needed. The phase concept disappears and it can no longer be
used to encode information. In its place, the diﬀerent delays between two consecutive
pulses can be used to encode the identity of the transmitter, while an additional delay,
common to all the pulses that compose a symbol, will encode the information.
In order to describe the UWB signal, let the bitstream of information be denoted
by a sequence of binary symbols bj (with values +1 or -1) for j = −∞,...,∞.L e tNc
be the number of pulses used to represent one bit, being the length of a pseudonoise
(PN) code ci (with i =0 ,...,Nc − 1). Two examples of possible but not unique
encoding schemes are shown below:
20• Antipodal signaling [11] : the mathematical expression of this kind of modula-
tion is:
sAP (t)=A
∞  
j=−∞
Nc−1  
i=0
bjcip(t − jNcTf − iTf) (1.4)
where Tf is the time between two consecutive pulses. It is an integer multiple of
the width of the pulses V . Both the PNcode and the information bits modulate
the sign of the pulses.
• PPM (Pulse Position Modulation) [10] : In this case, the PNsequence modulates
the pulse positions (incrementing or decrementing them by multiples of Tc). The
data bits modulate the pulse stream by appending an additional time-shift τbj
whose value will depend on bj. The expression for this kind of modulation is:
sPPM(t)=A
∞  
j=−∞
Nc−1  
i=0
p
 
t − jNcTf − iTf − ciTc − τbj
 
(1.5)
Examples of these two kinds of modulations, including the diﬀerences between sending
a ”1” or a ”0” are shown in Figures 1-3(a) and 1-3(b). In them, the pulse template
is a rectangular pulse, but the same approach can be extended to any kind of pulses.
Antipodal signaling is chosen for this thesis.
The PNcodes used here for spreading the bit and distinguishing between diﬀerent
users may be the same as those used for a CDMA system. The properties that we
are looking for are:
• The autocorrelation function must have a very narrow main lobe and its side
l o b e sm u s tb ea ss m a l la sp o s s i b l e .
• The cross-correlation between two codes of the same family must be as small
as possible.
For this purposes we can choose a Gold code. These codes are generated using a shift
register of length m. The length of the code is n =2 m − 1. Its properties are found
in [17].
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Figure 1-3: UWB encoding of 1 and 0
221.1.2Frequency representation
The basic element of the UWB signal is the individual pulse p(t). Let P(jω)b ei t s
Fourier transform. To transmit one bit, Nc pulses must be generated. In the case of
antipodal signaling, the pulses are separated by a time interval Tc. This stream of
pulses is obtained convolving the individual pulse with a train of impulses:
c(t)=
Nc−1  
i=0
ciδ(t − iTf) (1.6)
The Fourier transform of this pulse train is;
C (jω)=
Nc−1  
i=0
cie
−jωiTf (1.7)
The Fourier transform of one bit is, therefore, G(jω)=P (jω)C (jω).
The bit stream can be assumed to be a discrete stochastic process with certain
characteristics. The transmitted signal is also an stochastic process that has a power
spectrum density [17]
Ss (jω)=
1
NcTf
|G(jω)|
2 Sb (jω) (1.8)
With Sb being related to the autocorrelation of the bits. It is usual that if no coding
is included, they are uncorrelated and then Sb is constant for all frequencies. Let its
value be equal to 1. Then, (1.8) becomes:
Ss (jω)=
1
NcTf
|P (jω)C (jω)|
2 (1.9)
The spectrum of the UWB signal is obtained from the spectrums of the pulse
shape and the gold code. Figure 1-4 shows the spectrum for the three baseband
pulses indicated in the previous section. Its equations are:
• Rectangular pulse:
P (jω)=2
sinωV
2
ω
(1.10)
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Figure 1-4: Frequency spectrum associated to diﬀerent pulse shapes.
• Triangular pulse:
P (jω)=4
 
sinωV
4
ω
 2
(1.11)
• Gaussian pulse:
P (jω)=
√
2π · Ve
− V 2ω2
2 (1.12)
C (jω) is, from equation (1.7) a periodic function in ω. Its period is 2π/Tf.F i g u r e
1-5 shows an example of the spectrum of a Gold code. It is a highly irregular signal
and, when seen from a time interval much longer than its period, it looks white.
In the case of using a wavelet, this spectrum is relocated to have a center frequency
used to modulate the pulse. As an example, the spectrum of the signal depicted in
Figure 1-2(a) (M = 6 complete cycles of the sinusoid are included in a rectangular
pulse) would be a sinc squared of width 2/V centered at frequency M/V.
1.1.3 Advantages of UWB systems
Although pulsed communications is possibly one of the oldest ways of transmitting
information using electromagnetic waves, it has not been considered as a means for
communications until recently. Several of its characteristics should be highlighted
now, although some of them are common to other already popular wideband systems
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Figure 1-5: Frequency spectrum associated to a gold code example.
(like CDMA or OFDM):
• Potentiality for a large data bit rate. Shannon’s limit [18] shows that the max-
imum capacity achievable in a channel with Additive White Gaussian Noise
(AWGN) with a signal to noise ration SNR and a bandwidth W is:
C = Wlog 2(1 + SNR) (1.13)
SNR is in natural units and W is in Hz. Capacity increases logarithmically
with the power (or, what is the same, with the signal to noise ratio) and linearly
with the bandwidth. Still, this does not mean that a UWB radio is going to be
working close to the capacity of the channel because some signals are already
using parts of that bandwidth. But, since a UWB signal uses a large bandwidth,
less power is needed for transmitting the same bit rate with the same probability
of error.
• Low probability of interception. This characteristic is shared with CDMA and
OFDM systems. The structure of the UWB signal is very complex both in
terms of bandwidth (the pulses are very narrow and the duty cycle is small)
and additional PNcodes (to provide medium access capabilities). A easy rule
25of thumb is that both the complexity and/or time necessary to eavesdrop a
signal grows with the square power of both the bandwidth and the code length,
making a UWB signal the most diﬃcult signal to lock to if its structure is not
known.
• Multipath is an asset. In classical narrowband communication, fading appears
as a steady state concept related to the presence of multipath. Multipath hap-
pens when one or more echoes of a signal arrive to the transmitter with diﬀerent
delays. If several of these signals collide during the duration of a symbol, it suf-
fers fading, as, at the decision time for the symbol, these components compose
either constructively or destructively and cannot be separated. In Figure 1-6,
a picture is shown with two echoes of a sinusoid and how they compose. In
UWB pulses are narrow enough so that two consecutive echoes do not collide
and can be identiﬁed and added with the proper signs [21], [4]. If the pulses are
1 ns long, in order to collide, two consecutive echoes must have paths whose
diﬀerence in distance is below 30 cm. If the pulses are only 0.2 ns wide, then
the paths should only be 6 cm apart. The probability of this happening in an
indoor environment are much smaller than for the case of a narrowband signal.
Figure 1-7 shows this for the case in which the pulses are monocycles. It is im-
portant to note that multipaths are easy to detect and distinguish and a RAKE
receiver can be easily implemented to take advantage of it.
• Complexity of the receiver. This claim relies on the fact that UWB are conceived
as baseband systems. An ADC can be placed right after the Low Noise Ampliﬁer
(LNA) and the rest of the system can be implemented digitally. No frequency
or phase locked loops are necessary. After the FCC ruling this is no longer
completely true as the kind of signal that is allowed to be used has a spectrum
beginning at 3.1 GHz [3]. It is possible that the simplest way to perform the
demodulation of this kind of signal is to include a multiplier of frequency, either
in the analog or digital domain.
260 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
−1
−0.5
0
0.5
1
Direct path
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
−1
−0.5
0
0.5
1
Echo path
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
−1
−0.5
0
0.5
1
Received path
Figure 1-6: Multipath in a narrowband signal.
1.2Previous work
This section shows the architecture of three receivers. First, as a paradigm of a
broadband system, a CDMA receiver is presented. It has many points in common
with the UWB system, and part of the intuition obtained here can be applied. Then,
two proposed architectures for UWB systems are explained. The ﬁrst one uses analog
correlation. The second one uses a high speed ADC directly at the output of the LNA,
and performs all the signal processing in digital domain. These two architectures
constitute two opposite paradigms of the design of UWB receivers, and serve as
examples to discuss the trade-oﬀs involved in where to draw the line between the
analog and digital domains [20].
1.2.1 A CDMA receiver
A CDMA receiver has several features:
• The receiver has a clear RF front-end that includes ﬁlters, ampliﬁers and fre-
quency converters [7]. The signal is sampled at an intermediate frequency. The
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Figure 1-7: Multipath in a UWB signal.
last frequency conversion is done in the digital domain. The oscillators used in
the analog part are generated from the same common clock, but this signal is
running freely without any control from the digital part. The only signal from
the digital domain that feeds back to the analog part is the Automatic Gain
Control (AGC).
• Timing synchronization and symbol detection are completely performed in the
digital domain.
• The ADC used for sampling needs a small number of bits due to the processing
gain of the system that, for certain CDMA receivers can be over 40 dB.
A detail of the correlating channels of the receiver is shown in Figure 1-8 [8]. In order
to recover the information bits from the CDMA signal that comes in intermediate fre-
quency, it is necessary to perform the last frequency down-conversion by multiplying
the incoming signal with the carrier and to correlate with the pseudorandom code.
Both are locally generated signals that need to be properly synchronized. Two tasks
must be performed [2]:
28Carrier
DCO
Code
DCO
Code
Generator
Integrate & Dump
Integrate & Dump
Integrate & Dump
Integrate & Dump
phase
quadrature
CLOCK
e
a
r
l
y
DATA
CONTROL
l
a
t
e
P
R
O
G
R
A
M
M
A
B
L
E
C
O
N
T
R
O
L
Figure 1-8: Correlator channel in a CDMA receiver.
• Carrier synchronization: Due to the Doppler eﬀect, the initial frequency can
be fairly far from the center frequency of the local oscillator. A Phase Locked
Loop (PLL) is very slow when the initial diﬀerence in frequencies is too large.
A Frequency Locked Loop(FLL), though fast enough to lock onto signals with
a variety of center frequencies, is too noisy to perform a proper tracking of the
signal after having achieved lock. However, the solution is easy in the digital
domain if part of the loop is programmable. From the block diagram in Figure
1-8 only the correlators (integrate and dump blocks, plus multipliers before
them) and the code and carrier generators are hardwired. The ﬁlter loop and,
generally, all decisions related to the data coming from the integrate and dump
blocks are controlled at low frequency through software. That way, diﬀerent
situations are detected, and either a FLL with large pull-in range or a PLL loop
with good noise response can be used.
• Code synchronization: Also aﬀected by the Doppler eﬀect, but, as it is a lower
frequency signal, the eﬀect is smaller. More important in this case to align
the chips of the incoming signal with those of the code generated. Due to the
autocorrelation properties of the pseudonoise code, misalignment larger than
half a chip results in loosing the signal. A Delay Locked Loop (DLL) provides
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Figure 1-9: Architecture of UWB receiver with analog correlation
very good noise bandwidth but is ineﬀective at the beginning of the search,
because the procedure is only linear within half a chip of perfect alignment. In
order to bring the local generator within half a chip of the code in the incoming
signal, a coarse synchronization algorithm (non-linear) must be used. As in the
carrier synchronization, the loop is closed by software and is programmable.
The two most important characteristics of this receiver are: almost no feedback be-
tween the digital and the analog part is needed (only the Automatic Gain Control -
AGC) and the synchronization process has a part that is hardwired (and perform the
correlations) and a part that is programmable and can be changed to adapt it to the
current situation of the receiver.
1.2.2 UWB receiver, analog correlation
The block diagram of an UWB receiver that uses analog correlation [1] is shown in
Figure 1-9. As important points that should be highlighted of this receiver are:
• The signal used is a doublet, as shown in Figure 1-10. This signal has two pa-
rameters, the width of each pulse (V ) and the separation between the two pulses
of the doublet (D). The doublet adds to the spectrum nulls at frequencies k/D
30V
D
Figure 1-10: Structure of a doublet.
for any k integer. Changing D, the position of the nulls can be tuned to avoid
certain bands (like those used by cell phones or wireless LANapplications).
• Detection and synchronization to the incoming signal implies analog correlation.
Due to its diﬃculties, a integrating window of width W, broader than the pulses
is used. The result is that the SNR at the output of the correlators is smaller
than the maximum achievable since not all of the processing gain is used. The
losses to this procedure are equal to
10log
W
V
(1.14)
Due to the structure of the receiver, there is no way of getting around these
losses.
• The time integrating correlator feeds a pattern recognition processor in order
to perform the estimation of the delay of the signal. The system is precise
to the limit imposed by the losses of the previous note, but too complex to
the optimum receiver that is needed. In the system designed in this thesis no
pattern recognition receiver is necessary.
• The time to achieve lock is given as several hundred of milliseconds. Most
of this time is related to the complexity of the synchronization process that
incorporates pattern recognition techniques for precision estimation of the delay,
and the fact that small parallelization is used. For a locating application, this
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may not be a problem. But for a communication application, it will force the
system to use very long packets, that can impact in the complexity of other
subsystems in the receiver. In order to make feasible its use, it is necessary to
downsize this time interval by several orders of magnitude.
• The ADC is placed after the time-integrating correlator. It can have a reason-
able number of bits without having to spend too much power. On the other
hand, the programmability and the possibility of changing parameters of the
receiver are limited by the same fact.
1.2.3 UWB receiver, digital correlation
A digital receiver architecture is shown in Figure 1-11 [14]. Its relevant points are:
• The correlation is performed completely in the digital domain.
• The ADC is placed after the LNA and the Variable Gain Ampliﬁer (VGA).
Taking into account the bandwidth of the signal and the Nyquist criterion, it
implies that the sampling rate is at least double the highest frequency com-
ponent of the signal. The ADC considered works at gigasamples per second.
32ADCs of this speed cannot have a resolution bigger than four or ﬁve bits. This
receiver uses only one bit of resolution. In [13] it is shown that 4 bits are op-
timum both in terms of getting as much protection from the interference as
possible and still allowing low power precise implementations of the system.
• Signal processing is performed in the digital domain. Several parameters such
as the shape of the pulse, the length of the code and even the use of PPM or
antipodal signaling can be changed seamlessly as the receiver works.
• The digital domain feeds one signal back to the analog domain. It is not the
Automatic Gain Control signal as this block is not necessary when the ADC
has only 1 bit (sign). Instead, a control of the clocks that perform the sampling
is used, for precise time control.
1.3 Objectives of the thesis
The purpose of this thesis is the design of the digital back-end of an Ultra Wideband
receiver. Focus is on the acquisition, tracking and demodulation subsystem of the
receiver. First, theoretical analysis of the speciﬁcations and characteristics of these
systems is done, then the results of the analysis are proved with simulations and
ﬁnally a Verilog implementation capable of performing those tasks is provided.
1.3.1 Assumptions
The receiver designed in this thesis will be adapted to an UWB baseband signal. It
will have a digital architecture in which the main diﬀerence to the receiver proposed
in [14] is that the clock controlling the ADC is free running. No control signal comes
from the digital back-end and this fact is taken into account in the signal processing.
In this thesis the correlators needed and the algorithm that closes the tracking delay
loops are designed.
331.3.2Tracking algorithm
In order to specify the characteristics of this algorithm, the kind of information packet
used in the system must be speciﬁed. It has two parts.
1. Preamble : During this part, a series of ”1” is sent, each one represented by Nc
pulses. The purpose is to keep an stable signal for a time long enough for the
receiver to achieve, at least, a rough timing estimation. The end of this part
will be indicated to the receiver with a ”0”. The length of the preamble will be
decided in this thesis.
2. Data : The rest of the packet is only a series of bits, each one represented by
only one pulse. No coding (PN or similar) is any longer included.
The algorithm for the synchronization will have several states:
1. Coarse acquisition : This is the algorithm that allows a ﬁrst rough estimation
of the delay of the incoming signal when there is still no previous information.
The preamble of the packet is used as a beacon to locate and lock to. In Figure
1-12 an intuitive block diagram of the process is depicted. The incoming signal
is correlated with a local template of the expected signal (through the multi-
plier and the integrate and dump block) and the result of this compared to a
threshold. If the threshold is met, coarse lock is declared and the receiver moves
on to ﬁne tracking. If not, a diﬀerent delay of the local copy is used for the next
correlation. The average number of correlations needed to achieve coarse lock
grows with the length of the PNcode and as the duty cycle diminishes. A way
of expending less time in this process is to perform several of this correlations
and comparisons in parallel.
2. Fine tracking : This algorithm reﬁnes the estimation of the delay of the signal
after coarse acquisition and also tracks the possible time non-idealities that can
appear in the receiver signal. There are several ways in which the delay of the
incoming signal can change once coarse lock has been declared: the diﬀerence
34Integrate & Dump Multiplier Threshold
If threshold,
Sync achieved,
If not, change delay
Signal generator
Received
signal
Figure 1-12: Coarse acquisition algorithm.
Integrate & Dump Multiplier
Integrate & Dump Multiplier
Early/Late
Signal generator Substract Filter
Received
signal
Received
signal
Figure 1-13: Fine tracking algorithm.
in the frequency of transmitter and receiver clock (due to devices or Doppler
eﬀects), the jitter present in the clocks can be considered, etc.
Fine tracking is not needed is the packets are short enough, the relative positions
of transmitter and receiver is not changing with time and the clocks are stable.
Therefore, its necessity depends on the speciﬁcation of the network.
Figure 1-13 shows a block diagram of the ﬁne tracking algorithm proposed.
Now, the incoming signal is correlated with an early and a late template of the
expected signal. The results of these correlations are combined and ﬁltered to
provide a correction to the signal generator.
3. Decision directed ﬁne tracking : The ﬁne tracking algorithm, as it is ﬁrst con-
35ceived, makes its decision, not on each pulse, but in a number of pulses equal
to the length of the PNcode. The number of pulses on which to make a de-
cision can be part of the programmability of the receiver. To decide on each
independent pulse increases the number of operations to perform, the pull-in
frequency range and the noise bandwidth. To integrate several pulses in the
decision, apart from reducing the number of operations to perform, reduces
the noise bandwidth of the loop, but makes the tracking more vulnerable to
discontinuities of frequency or phase of the signal. When the preamble of the
information packet is ﬁnished, no assumptions can be made a priori on the sign
of each pulse, until a decision is made on if it represents a ”0” or a ”1”. After
this decision, the data from the integration is added to the previous integra-
tion using this sign, that has a probability of error. This is a decision directed
scheme that implies only a small loss of performance of the tracking loop while
allowing the data rate to increase drastically (each bit is represented by only 1
pulse instead of Nc).
1.3.3 Structure of the thesis
In this thesis we will focus in the design and implementation of the synchronization
algorithms as part of the digital backend of a UWB receiver. Most of the characteris-
tics of the signal are assumed to be given in the system (part of the implementation)
though whenever possible, the ﬂexibility of the architecture will be highlighted.
Before designing the implementation of the system, the elements that aﬀect the
behavior of each stage in the synchronization process is analyzed. The most important
part is the coarse synchronization process, as it is a non-linear stage heavily dependent
on the structure of the UWB signal. Chapter 2 explains this part of the receiver.
Chapter 3 develops the ﬁne tracking algorithm, both during the header of the
packet and afterwards, when the decision directed loop is activated. The theoretic
framework of this system has already been developed in the classical approach to
control theory, and the path from the speciﬁcations to the algorithm is more straight-
forward.
36Chapter 4 covers the implementation of the algorithms developed in the previous
sections. The chapter will make concrete decisions on the number of bits for each of
the operations needed and also on the timing necessary to perform each of the tasks.
The thesis concretes an architecture that can be implemented and simulated using
Verilog.
Chapter 5 states brieﬂy the conclusions of the thesis and the possible future lines
for improving the performance of the receiver.
3738Chapter 2
Coarse acquisition
At the beginning of the communication process, the receiver has no information what-
soever on the delay of the signal that has to be demodulated. What is known is the
structure of the signal and the composition of the header of the data packet. This
information will be used to estimate the delay with a precision of half the width of
the pulses (V ). This chapter explores this ﬁrst part of the synchronization process,
called coarse acquisition.
An important addition to other models already introduced in the bibliography
are that the expressions developed in this chapter take into account the probability
of false alarm in the performance of the coarse acquisition, revealing a very high
sensitivity of the performance of the algorithm to this parameter. Another addition
is that it considers that the correlation results cannot be obtained all at the same
time. Finally, it a model to incorporate the eﬀect of a diﬀerence of frequency between
transmitter and receiver clocks is developed and applied.
2.1 Coarse acquisition algorithm
Optimal detection of a signal in the presence of additive white gaussian noise (AWGN)
is based on matched ﬁltering [17]. This technique entails correlating the received
signal with a template that is an exact replica of the received pulse. This process can
be understood in two ways:
39• Matched ﬁlter : The incoming signal goes through a linear ﬁlter whose impulse
response is:
h(t)=P (Ts − t) (2.1)
where P (t) is the template of the receiver symbol. In this case, assuming p(t)
is the individual pulse, ci the elements of the PNcode and the modulation is
antipodal signalling:
P (t)=
Nc−1  
i=0
cip(t − iTf) (2.2)
The output signal is then sampled at times instants nTs,w i t hTs deﬁned as the
duration of one symbol:
Ts = NcTf (2.3)
If the received symbols are properly aligned, that is, they start at times nTs and
last Ts, then, the signal is sampled when the signal to noise ratio is maximum
and the probability of error is minimum. Figure 2-1 shows a block diagram of
this process. The output is a discrete time signal.
• Multiplier based architecture : In this case, the receiver generates a signal that
is:
r(t)=
∞  
j=−∞
P (t − jTs) (2.4)
This signal is multiplied with the received signal and the result goes through a
ﬁlter that has an impulse response:
hi (t)=

 
 
1i f 0 ≤ t ≤ Ts
0o t h e r w i s e
(2.5)
This ﬁlter performs the integration of its input signal over an interval of duration
Ts. The output of this block is then sampled at instants nTs. As before, if
the incoming signal is properly synchronized to the locally generated template,
the samples correspond to those instants at which the signal to noise ratio is
maximum. The block diagram of this procedure is shown in Figure 2-2.
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Figure 2-2: Correlation obtained by multiplication with a template
In both cases, two questions arise:
• Although the sampling instants are marked at the end of the channel, it does
not immediately imply that the ADC should be placed there. In fact, the input
to that chain can already be digital. The ADC can be placed at any point
along the chain, and the correlation can be performed completely in the digital
domain, completely in the analog domain or part in the digital domain and
part in the analog domain. This will not be treated here, since, as long as the
signal is bandlimited and Nyquist criterion is met [15], no loss of information
occurs. It is assumed, then, that the samples happen at the end of the chain,
as only once per symbol a decision on the value of the symbol and the state of
the synchronization will be made.
• The decisor only works correctly if the signals are synchronized. In fact, if a
perfect matched ﬁlter is used or a perfect replica of the pulses generated, a
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timing error larger than the width of the pulses causes them to be cancelled
due to the small duty cycle of the signal.
The generation of perfect replicas of the sub-nanosecond pulses is a hard problem,
highly susceptible to timing jitter and synchronization errors. Implementation of
the perfect correlation requires multipliers working at the sampling rate. A simpler
approach is to use a template signal comprising a train of rectangular pulses coded
with the same PNsequence. For the next explanation, the block diagram of Figure
2-2 will be used. Figure 2-3 shows the received signal with no noise (top) and two
possibilities of a template in which each pulse is replaced by a rectangular pulse of
width W and the same sign as the corresponding pulse in the PNcode. The generation
of this template is easier than trying to replicate the pulses. If the incoming signal
is multiplied by the template shown in the middle plot, the energy from the pulses
is kept. If it is multiplied by the template shown in the lower plot, all pulses are
cancelled. A detail of Figure 2-3 is shown in Figure 2-4, where it has been focused
around one of the received pulses. Under the assumption that the transmitter and
receiver clocks have exactly the same frequency, the relative position of the received
pulse and the two rectangular pulses generated in the receiver is constant.
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The systems indicated in Figures 2-1 and 2-2 are sampled once every period of
Ts duration. This only works if the incoming signal and local template are almost
perfectly synchronized. The output of the correlator cannot be sampled continuously
to check all possible instants. Let D be the time interval between two consecutive
samples at the output of the correlator. Sampling with period D is equivalent to
delaying the template this same amount of time each time an integration is performed.
Two parameters of the process have been identiﬁed: the width of the integration
window of the receiver (W) and the displacement between two consecutive integration
windows (D). W is related to the matched ﬁlter concept and will be obtained for dif-
ferent kind of pulses. Parameter D is determined from the autocorrelation properties
of the pulses received.
2.1.1 Matched ﬁlter : Adaptation to a simple integration
window
Taking into account the model introduced in the previous section, there is one opti-
mum value of W of the integration window such that the output SNR is maximized,
for each of the pulse shapes deﬁned. The maximum SNR will occur when the center
43of the integration window is aligned with the center of the pulse. The output of the
integrator in the presence of AWGNis a gaussian random variable. The value of its
mean, for diﬀerent pulses is:
• Rectangular pulse:
I (W)=

 
 
Nc · W · A if W<V
Nc · V · A if W>V
(2.6)
• Triangular pulse:
I (W)=

 
 
Nc·W·A
2 if W<V
Nc · W · A − Nc·A·W 2
2V if V< W
(2.7)
• Gaussian pulse:
I (W)=N
 
−
W
V
 
− N
 
W
V
 
(2.8)
Nc represents the number of pulses that are used to represent only 1 bit, and:
N (x)=
1
√
2π
  ∞
x
e
−
y2
2 dy (2.9)
Previous expressions represent the mean of a gaussian random variable after integra-
tion of the input signal with a window of width W. In order to completely characterize
this random variable, it is necessary to deﬁne its variance, which is related to the noise
spectral density. Assuming that the noise is white, its correlation function obeys the
equation:
Rn (τ)=σ
2δ (τ) (2.10)
Deﬁning now:
p =
  V
2
− V
2
n(t)dt (2.11)
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Figure 2-5: Relation of SNRs in function of the relation between W and V
Then, the variance of p (and the variance of the integral) is:
Va r(p,W)=σ
2W (2.12)
The signal to noise ratio after the integral can be obtained by a ratio of amplitudes:
SNR(W)=
I (W)
 
Va r(p,W)
(2.13)
In Figure 2-5 the variation of the SNR with the value of W normalized to the width
of the pulse V is depicted. From this plot, the optimum values of the width of the
integration window are obtained and shown in table 2.1.
2.1.2 Deﬁnition of Pd and Pfa
Each time a complete correlation of what could be the UWB representation of a bit is
obtained, its output is compared to a threshold in order to check if the UWB signal is
45present. An issue to consider is that a sign reversal of the whole signal is possible due
to the absence of the direct path and the presence of echoes coming from reﬂectors.
To take this into account, the absolute value of the correlation is taken and its result
is compared to the threshold.
The probability of false alarm, Pfa, is related to the variance of the input noise.
Taking into account the input signal to noise ratio, we can model the result of using
its absolute value instead of only the value as seen in Figure 2-6. From this model:
Pfa =2 N
 
Th
σ
 
(2.14)
By the same method, the probability of detection (Pd) can be deﬁned by considering
the relation of the threshold with the output mean and the relation of the output
mean with its standard deviation given by the signal to noise ratio. Then there are
two parameters of importance for determining both Pfa and Pd.F i g u r e 2 - 7 s h o w s
how the probability of detection changes as a function of the threshold. Figure 2-8
shows how the probability of detection, for the same SNR, decreases with Pfa.
2.1.3 Speciﬁcation of the value of D
The output of the correlator is sampled with a period D. These samples will not
usually coincide with the center of the pulse. The SNR decreases when the integration
window and the pulse are not aligned, as the value of the signal integrated decreases,
while the variance due to the gaussian noise does not change. Figure 2-9 shows the
loss in SNR due to this misalignment for diﬀerent kind of the pulses.
The value of D determines how many opportunities are available to detect the
Table 2.1: Optimum window ratio V/W.
Pulse W/V
Rectangular 1
Triangular 1.4
Gaussian
2
3
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Figure 2-6: Pfa with absolute value.
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Figure 2-10: Situation of two consecutive windows for coarse acquisition considera-
tions.
same pulse. It is desirable to minimize the number of integration intervals in which
the pulse is present in order to minimize the clock frequency of the correlators. At
the same time, a minimum probability of detection must be ensured. Figure 2-10
shows the position of two consecutive windows with respect to a pulse centered at
the midpoint. Let r be the delay of the pulse with respect to the center of the ﬁrst
integration window. The possible values of r are from 0 to D. The probability of
detection when the algorithm sweeps the possible delays from 0 to NcNfV is the
probability of detecting the pulse in at least one of the two windows that include
it. Figure 2-11 shows the value of this probability as a function of D, averaged
for all possible values of r. Setting D equal to W gives a reasonable probability of
detection of around 0.90 for both triangular and gaussian pulses while the value for
the rectangular pulse falls below 0.9 as its energy is more concentrated. This and the
fact that this choice simpliﬁes the timing design in the receiver as all clocks have the
same frequency, encourage the following relation D = W.
2.2 Deﬁnition of the coarse acquisition process as
a discrete stochastic process
This section deﬁnes an abstract model of the coarse acquisition process as a Markov
chain. Using the values obtained in section 2.1, the eﬀect of the SNR and the shape of
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Figure 2-11: Pd in one of the two integration windows where part of the pulse is
present as a function of D.
the pulse on the expected time to synchronization (E [k]), the probability of correct
detection (Pcd) and the probability of false detection (Pfd) are examined. Afterwards,
a way of summarizing this process when several tests can be performed at the same
time, using parallel architectures, is introduced. A similar analysis appears in [9], but
the probability of false alarm in the decision and the order at which the correlations
are obtained are completely ignored. Here, both factors are taken into account.
Precisely the duty cycle of the signal prevents the receiver to use methods common
in CDMA receivers like using a template with a clock at a slightly faster frequency
[8]. In the case of an UWB signal, the possible increase of frequency is small if a fair
amount of the processing gain is still needed during this process.
2.2.1 Coarse acquisition as a Markov chain
The initial assumption is that the position of the pulse with respect to the integration
window, r, does not change from one pulse to the next inside a bit. This is reasonable
if the transmitter and receiver clocks have exactly the same frequency and there is
no jitter in either of them. The expressions will be deduced assuming a ﬁxed value
for r. To take into account all the possible values of r, Bayes theorem is used.
The model of the coarse acquisition process can be seen in Figure 2-12. In each of
the states depicted (except for FDand D) a template with that delay is correlated to
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Figure 2-12: Coarse acquisition as a Markov process.
the received signal. The initial state can be any from state 1 to state N = NcNf.T h e
states i and i+ 1 contain the pulses almost properly aligned. If the pulse is detected
there, it goes to state D, correct detection (with probabilities Pd,i and Pd,i+1)T h e
rest of the states do not contain the pulses. Any detection in those states implies a
false detection (state FD) with probability Pfa. If no signal is detected, from each
state the process can only jump to the next one.
The transition probabilities of this process are:
• States 1, 2, 3, ..., i − 1,i + 2,..., N − 1.
Pk,j =

     
     
1 − Pfa if j = k +1
Pfa if j = FD
0o t h e r w i s e
(2.15)
• State N.
Pk,j =

     
     
1 − Pfa if j =1
Pfa if j = FD
0o t h e r w i s e
(2.16)
51• States i.
Pi,j =

     
     
1 − Pd,i if j = i +1
Pd,i if j = D
0o t h e r w i s e
(2.17)
• States i +1 .
Pi,j =

     
     
1 − Pd,i+1 if j = i +1
Pd,i if j = D
0o t h e r w i s e
(2.18)
Using the nomenclature of [6], this model has three classes: one of them is transient
of period N and the other two are recurrent, aperiodic and consisting respectively in
states D and FD.
2.2.2 Mathematical characterization of the model for coarse
acquisition
This section outlines a procedure to obtain, from the probabilities of detection and
probabilities of false alarm obtained in section 2.1, the following parameters:
• Expected time of acquisition.
• Probability of correct detection (Pcd).
• Probability of false detection (Pfd).
Let k be a discrete random variable that represents the number of integration windows
examined before declaring a detection. If the probabilities of declaring a detection
for the slots j from 1 to N is Pj, then:
Pj =

     
     
Pd,i if j = i
Pd,i+1 if j = i +1
Pfa otherwise
(2.19)
52Since any integer number k can be expressed as follows:
k = n + m · N (2.20)
Then, the probability mass function of k is:
Pr[k]=Pr[n + m · N]=Pr[n]∆
m = Pn∆
mPn
n−1  
j=1
(1 − Pj)∆
m (2.21)
where
∆=
N  
j=1
(1 − Pj) (2.22)
and:
Pr[n]=Pn
n−1  
j=1
(1 − Pj) (2.23)
Two useful relationships are obtained: The ﬁrst one is the probability of having a
d e t e c t i o ni nt h es l o tn with n =1 ,...,N, that is, the probability of making a detection
in any of the slots n, n + N, n +2 N, ..., n + m · N, ... for any m integer. Let that
probability be denoted as Pr[ˆ n]. Its value is:
Pr[ˆ n]=
Pn
 n−1
j=1 (1 − Pj)
1 − ∆
(2.24)
The second useful relationship is:
N  
n=1
Pr[n]=1− ∆ (2.25)
Using this information, the parameters that characterize the process are the expected
time of acquisition E [k], the probability of correct detection Pcd and the probability
of false detection Pfd:
E [k]=
∆+
 N
n=1 nPr[n]
1 − ∆
(2.26)
Pcd =
(Pi + Pi+1(1 − Pi))
 i−1
j=1(1 − Pj)
1 − ∆
(2.27)
53Pfd =1− Pcd (2.28)
These results have been obtained for the pulse occupying the bin i and for a concrete
position s of the pulse with respect to the integration window. Then the previous val-
ues can be denoted as functions E [k,i,s,SNR], Pcd (i,s,SNR)a n dPfd(i,s,SNR).
The useful parameters are obtained by averaging these functions over i and s:
E [k,SNR]=
1
N · D
N  
n=1
  D
0
E [k,i,d,SNR]ds (2.29)
Pcd(SNR)=
1
N · D
N  
n=1
  D
0
Pcd (i,s,SNR)ds (2.30)
Pfd(SNR)=
1
N · D
N  
n=1
  D
0
Pfd(i,s,SNR)ds (2.31)
Using these equations, and choosing Nc =3 1a n dNf = 50, table 2.2 is obtained. The
average of k is given as the number of decisions or states examined. It is observed that
the probability of correct detection drops sharply when Pfa =1 0 −3. This happens
because Pfa is comparable to 1/N,a n di nN trials, more than one false alarm will
usually arise. Then, in order to ensure a reasonable probability of correct detection,
Pfa must be lower than 1/N. It is observed in this table that the probability of
correct detection increases as the probability of false alarm decreases. Traditionally,
the probability of detection decreases as the probability of false alarm decreases as
it was already seen in Figure 2-8. The reason of the behavior observed in table 2.2
is that the probability of correct detection is not a probability of detection in only
one decision: it takes into account that no detection is declared in the wrong time
slots. As it is, if the probability of false alarm is high, the probability of declaring a
detection in a slot with no signal before a trial in the right slot occurs increases, and,
as a result, the probability of correct detection decreases.
54Table 2.2: Model results
Rect. Triang. Gauss.
Pfa E[k] Pcd E[k] Pcd E[k] Pcd
10−3 1930 0.42 1988 0.47 2016 0.48
10−4 903 0.87 927 0.90 942 0.91
10−5 801 0.98 809 0.99 821 0.99
2.2.3 Generalization of results when parallel architectures
are possible
All the previous analysis is characterized by the fact that the receiver performs the
following sequence of operations.
1. Set n =1 .
2. Perform correlation with input signal assuming the delay of the incoming pulse
is equal to n.
3. Compare the value of the correlation with a threshold.
4. If the threshold is exceeded, declare coarse acquisition lock and end.
5. n = n +1 .
6. If n = N +1 ,t h e nn =1 .
7. Go back to step 2.
With this procedure the system advances from one state of the Markov chain to the
next one. The diﬀerent possible delays are tested sequentially, and only one possible
delay is checked per iteration. Reference [9] suggests that the mean time to declare
coarse acquisition lock can be reduced by checking the possible delays in a non-
sequential order by maximizing the average distance between two consecutive delay
checks. This procedure ignores the time between two consecutive correlation values
are obtained. This time is equal to the distance between the two delays that are being
tested. By maximizing this distance, the time between checks is also maximized, so
55the fact that the average number of checks is reduced by half is overcome by the fact
that the time between checks is increased by the distance between two consecutive
delays checked.
A simple way of reducing the number of decisions is to run several diﬀerent cor-
relations in parallel [5]. In this way, several delays are checked at the same time. If
Nf delays are checked concurrently, the average number of iterations needed to check
all the delays is divided by Nf. The average number of iterations to detection can
be obtained by dividing the average number of iterations in table 2.2 by Nf.T h e
best that can be done would be to perform the N checks in parallel, but the number
of operations needed and the memory necessary to store the results are large, which
makes its implementation diﬃcult.
2.3 Eﬀect of a diﬀerence in frequency between clocks
A diﬀerence in frequency between the transmitter and receiver clocks aﬀects the
synchronization process. A model to include this eﬀect is introduced in this section.
The performance of the coarse acquisition algorithm is tested under these conditions.
2.3.1 Conventions and models
Both for the rest of this chapter and for the next in which ﬁne tracking is studied, a
model that includes timing imperfections is needed. Among these imperfections are
the diﬀerence in frequencies between the transmitter and receiver clocks and jitter in
any part of the transmitter or receiver chains.
If the transmitter and receiver clocks have the same frequency, the position of the
integration windows with respect to the pulses does not change between pulses. If
there is a diﬀerence in frequencies, the pulses do not change, but the relative position
of the pulse with respect to the integration window changes among the pulses that
comprise one bit and also between bits.
The diﬀerence in frequencies is usually expressed in parts per million of the ex-
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Center of the pulse
r[n,i]
Figure 2-13: Notation on the pulse position estimation
pected frequency. Let this diﬀerence be stated as:
k =
∆f
fo
(2.32)
where fo is the frequency of the receiver clock that is chosen to be our timing reference
in our description of the system. Then, the frequency of the transmitter is fo (1 + k)
and the diﬀerence of frequencies k is expressed as a fraction of 1. If k is not equal to
0, the position of the pulse relative to the integration window moves from one pulse
to the next. The change in this timing position is:
∆T =
Nf
fo (1 + k)
−
Nf
fo
= −
Nf
fo
·
k
1+k
 −
Nf · k
fo
(2.33)
The last approximation is correct as k< <1.
Each received pulse is straddled between two integration window as seen in Figure
2-10. In the following, sub-index 1 refers to those expressions related to the ﬁrst
integration window, while sub-index 2 refers to the expressions related to the second
integration window. Let r be redeﬁned as the position of the center of the pulses
with respect to the division between the two integration windows. r changes not only
with each bit but also between pulses that are intended to compose a bit. Let r [n,i]
be the delay associated to the i pulse in the representation of the bit n. n can have
57values from −∞ to ∞, while:
i = −
Nc − 1
2
,...,−1,0,1,
Nc − 1
2
(2.34)
An individual pulse produces two values of the integral in the two windows:
I1 [n,i]= A
 
T
2 − r[n,i]
 
(2.35)
I2 [n,i]= A
 
T
2 + r[n,i]
 
(2.36)
The total integral value at the output of the correlator is obtained by summing over
all the pulses that comprise one bit:
I1 [n]=
Nc−1
2  
i=−
Nc−1
2
I1 [n,i] (2.37)
I2 [n]=
Nc−1
2  
i=− Nc−1
2
I2 [n,i] (2.38)
It is possible to relate every r [n,i] to the value for the center pulse r [n,0]:
r [n,i]=r[n,0] + i∆T (2.39)
Then, rewriting (2.35) and (2.36) as
I1 [n,i]= A
 
T
2 − r [n,0] − i∆T
 
(2.40)
I2 [n,i]= A
 
T
2 + r [n,i]+i∆T
 
(2.41)
Taking into account the symmetry of I1 [n,i]a n dI2 [n,i] with respect to the central
pulse:
I1 [n]= NcA
 
T
2 − r[n,0]
 
(2.42)
I2 [n]= NcA
 
T
2 + r[n,0]
 
(2.43)
58It is not necessary to specify that the delay included in these integrals is that of the
central pulse. It is possible then to drop the zero and these equations become:
I1 [n]= NcA
 
T
2 − r[n]
 
(2.44)
I2 [n]= NcA
 
T
2 + r [n]
 
(2.45)
2.3.2 Non-idealities of the estimator
In the previous analysis it has been implicit that the integration windows were as long
as needed and only the position of the center of the pulse compared to where one
integral ﬁnished and the other started was important. In this design, both for reasons
of processing gain and speed in determining the delay, an integration interval that is
equal to the width of the pulse has been chosen. If the frequency of the transmitter
and that of the receiver are not equal, each individual pulse will not have the same
position compared to this integration limit. Furthermore, it is possible that a pulse
moves enough to shift completely out of one of the integration intervals. Equations
obtained in the previous subsection must be corrected to include this possibility.
Let r[n] > 0a n dk<0. Therefore, ∆T>0 and the diﬀerence between the center
of the pulse and the time reference grows monotonically with each pulse. If the width
of the pulse is V ,t h em a x i m u m∆ T allowed is:
V −
 
r[n]+
V
2
 
=∆ T ·
Nc − 1
2
(2.46)
If ∆T is greater than this value, then part of the pulse that should be integrated in
the second interval is lost for another interval. Reordering this equation and taking
into account (2.33):
k
1+k
>
2fo
Nf (Nc − 1)
 
r [n] −
W
2
 
= A(r [n]) (2.47)
From this,
A(r [n])
1 − A(r[n])
<k<0 (2.48)
59This value provides a ﬁrst bound. Under this condition of k the equations in the
previous section hold. As
0 ≤ r[n] <
1
2fo
(2.49)
If not, then part of the value of the integral goes to another interval, and the SNR
decreases. For these values, it can be shown that:
−
1
2
<f o
 
r[n] −
V
2
 
< 0 (2.50)
and
−
1
Nf (Nc − 1)
<A(r[n]) < 0 (2.51)
Figure 2-14 shows the absolute value of this upper bound. In the worst of cases a
clock with a stability of 20 ppm allows |r[n]| < 0.970 ns while a clock with stability
50 ppm allows |r[n]| < 0.925 ns. On the other hand, if the delay is outside these
values it does not mean that the system will not be able to detect and lock onto the
signal. It only means that there is loss in SNR.
If the frequency deviation exceeds the bounds indicated by Figure 2-14, the value
of the integration is no longer the maximum and the signal is no longer conﬁned to
only two integration windows but to three. In order to properly analyze this situation,
it is necessary to obtain the number of pulses that are completely included in the two
intervals of integration. This number is given by:
m1 =
 
V −
 
r[n]+V
2
 
∆T
 
(2.52)
Also we deﬁne:
Nc2 =
Nc − 1
2
(2.53)
For each of the pulses integrated, their contribution to the ﬁrst integration window
is:
I1 [n,0] = A
 
V
2
− r[n]
 
(2.54)
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Figure 2-14: Maximum frequency deviation for starting to have SNR loss as a function
of position r.
I1 [n,1] = A
 
V
2
− (r [n]+1· ∆T)
 
(2.55)
I1 [n,−1] = A
 
V
2
− (r[n] − 1 · ∆T)
 
(2.56)
I1 [n,m1]=A
 
V
2
− (r [n]+m1 · ∆T)
 
(2.57)
I1 [n,−m1]=A
 
V
2
− (r[n] − m1 · ∆T)
 
(2.58)
I1 [n,j] = 0 (2.59)
I1 [n,−j]=A
 
V
2
− (r[n] − j · ∆T)
 
(2.60)
The sum of all these integrals is:
I1 [n]= NcA
 
V
2
− r[n]
 
− A
 
V
2
− r[n]
 
· (Nc2 − m1)
+ A∆T
Nc2 + m1 +1
2
· (Nc2 − m1)
(2.61)
61The contribution of each of the pulses to the second integration window is:
I2 [n,0] = A
 
V
2
+ r[n]
 
(2.62)
I2 [n,1] = A
 
V
2
+( r [n]+1· ∆T)
 
(2.63)
I2 [n,−1] = A
 
V
2
+( r [n] − 1 · ∆T)
 
(2.64)
I2 [n,m1]=A
 
V
2
+( r [n]+m1 · ∆T)
 
(2.65)
I2 [n,−m1]=A
 
V
2
+( r [n] − m1 · ∆T)
 
(2.66)
I2 [n,j]=A
 
3V
2
− (r[n]+j · ∆T)
 
(2.67)
I2 [n,−j]=A
 
V
2
+( r [n] − j · ∆T)
 
(2.68)
The second integration has the value:
I2 [n]= NcA
 
V
2
+ r [n]
 
+2 A
 
V
2
− r[n]
 
· (Nc2 − m1)
− 2A∆T
Nc2 + m1 +1
2
· (Nc2 − m1)
(2.69)
Finally, a part of the energy of the pulse spills into another integration window.
I3 [n,0] = 0 (2.70)
I3 [n,1] = 0 (2.71)
I3 [n,−1] = 0 (2.72)
I3 [n,m1] = 0 (2.73)
I3 [n,−m1] = 0 (2.74)
I3 [n,j]=A
 
−
V
2
+( r [n]+j · ∆T)
 
(2.75)
I3 [n,−j] = 0 (2.76)
62The value of the third integration is:
I3 [n]=− A
 
V
2
− r[n]
 
· (Nc2 − m1)
+ A∆T
Nc2 + m1 +1
2
· (Nc2 − m1)
(2.77)
The signal is present in three integration windows. There are now three opportunities
to lock onto the signal instead of two. In addition, if part of the energy spills to other
integration windows, we can expect the probability of detection in each of them to be
smaller than before. The new probability of detection has the following expression:
Pd =1− (1 − Pd1)(1 − Pd2)(1 − Pd3) (2.78)
were the Pd1 is the probability of detection associated to I1, Pd2 is the probability
of detection associated to I2 and Pd3 is the probability of detection associated to
I3. Figure 2-15 shows how the probability of detection decreases as the frequency
diﬀerence increases. This ﬁgure shows various curves, each one for a diﬀerent value of
the position of the center pulse in the series that represent a bit. The delays used for
this plot are such that for reasonable clocks stability (below 100 ppm)s o m ep r o b l e m s
can be expected. It is seen in this ﬁgure that for these values of stability the loss
in probability of detection is negligible. A quartz clock will provide only 20 ppm.
Better speciﬁcations are possible but at a larger cost that makes them not suitable
for most commercial applications. The coarse acquisition process does not change its
properties because of a diﬀerence in frequency. All analysis performed in the previous
sections are valid, with the caveat that the ﬁne tracking algorithm must also work for
the same range of frequency diﬀerencies.
2.4 Summary
In this chapter the coarse synchronization process for an UWB system has been
analyzed. The quest for simplicity has led to the use of an integration window instead
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Figure 2-15: Change of probability of detection due to a diﬀerence in frequencies
between transmitter and receiver
of a perfect replica of the pulse. The system of using non-overlapping windows to
detect a peak of correlation works with reasonable probability of error for triangular
and gaussian pulses, while for rectangular pulses it would be necessary to overlap the
integration windows. The analysis takes into account the impact of false alarms in
the process, revealing that the probability of false alarm must be below 1/(NcNf)t o
ensure a reasonable value of Pcd and E[k]. The impact of a diﬀerence in frequency
between the transmitter and receiver clocks is incorporated into the analysis and it
is revealed that for the values usually encountered in quartz oscillators, the loss in
probability of detection (and, therefore, the loss in performance) is negligible. Jitter
does not aﬀect the coarse acquisition process and its impact in ﬁne tracking process
is analyzed in chapter 3.
64Chapter 3
Fine Tracking
A ﬁne tracking algorithm ensures almost theoretical performance of the receiver even
when there is a diﬀerence in frequency between the transmitter and receiver clocks,
jitter due to the diﬀerent elements in the transceiver chain or Doppler eﬀects due to
relative movement of the transmitter respect to the receiver. It allows the transceiver
to use longer data packets for the communication since it can maintain lock of the
signal for a much longer time.
However, a ﬁne tracking algorithm is not always necessary. The coarse acquisition
algorithm has been designed to make an initial rough estimation of the incoming
delay of the signal and, under certain conditions, this estimation could be enough for
the whole data packet. In this chapter, these conditions will be taken into account.
After that, the analysis and implementation of the ﬁne tracking algorithm comprised
of a classical DLL taking into account non-idealities will be included.
3.1 Necessity of a ﬁne tracking algorithm
It has been mentioned that if the data packet is short enough there is not a real
necessity of implementing a ﬁne tracking algorithm as the timing will be good enough
for the detection of the rest of the packet once coarse acquisition has ﬁnished. In this
section the nature of the bound on the length of the data packet is given.
The errors that a ﬁne tracking algorithm corrects are diﬀerences in frequency be-
65tween transmitter and receiver and jitter. A diﬀerence in frequency implies that the
position of the center of the pulses is steadily changing with respect to the integration
windows chosen to detect the signal. The presence of jitter implies that each individ-
ual pulse has a random position around what should be the center of the pulse. Due
to the model used here, the mean error added by the jitter is zero. Then, to estimate
the maximum length of the data packet, only the possible diﬀerence in frequencies is
taken into account.
In chapter two, it was shown that if the diﬀerence in frequencies was expressed
as:
k =
∆f
fo
(3.1)
then the relative change of position between two consecutive pulses is:
∆T = −
Nf
fo
k
1+k
(3.2)
Let us assume that, after the coarse acquisition algorithm, the center of the ﬁrst
received pulse is situated exactly between the two integration windows (r[n]i nﬁ g u r e
2-13). If there is a frequency diﬀerence between transmitter and receiver, then this
center of the pulse moves with respect to the boundary between the two integration
windows. If the center of the pulses moves in any direction V/2 then one of the
two integration windows does not contain the pulse anymore and SNR lowers. The
number of pulses necessary for this to happen is:
npulses =
 
V
2|∆T|
 
=
 
Vf o (1 + k)
2Nfk
 
(3.3)
For the speciﬁcations of the system, if k =2 0ppm, npulses = 250. If each bit is
represented by Nc = 31 pulses, this allows a maximum of 8 bits in the packet. If each
pulse represents a bit, it allows 250 bits. In order to receive longer data packets, a
ﬁne tracking algorithm is needed.
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Figure 3-1: Fine tracking block diagram
3.2Analysis
In this section, a behavioral model of the system after coarse acquisition is introduced.
This model will not take into account all the hardware elements of the system but it
will allow the analysis of all the timing imperfections.
3.2.1 Model of the system after coarse synchronization
The block diagram representing the ﬁne synchronization system is depicted in Figure
3-1. The loop is implemented with the ﬁlter F (z) and the integrator A(z).
The input of the tracking loop is the signal r [n]. It is analogous to the input
phase in a Phase Locked Loop (PLL) and represents the n-th estimation of the delay
of the center of the bit with respect to where it should be. n is associated to the
number of bits after coarse acquisition that have been used for ﬁne tracking. g [n]i s
the output of the loop that is intended to follow r[n]. The diﬀerence between these
two values is represented by the error signal e[n].
A bit is encoded as a sequence of Nc pulses, using a frame of Nf. r[n]c a nb e
referenced to any instant between the beginning of the bit to the end of the bit.
Without loss of generality, this reference position is chosen to be the center of the bit
as indicated in Figure 3-2.
It is possible to obtain a model of the input signal that incorporates all the timing
errors that the system needs to track. If only the increment in time from the center
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Center of the central pulse r[n]. Expected position of the
center of the central pulse g[n].
e[n]
Figure 3-2: Timing references for the Delay Locked Loop
of one bit to the center of the next bit is considered, then r [n] obeys to the following
expression:
r[n +1 ]=r[n]+NcNfT + s[n] (3.4)
In this model, the loop is completely digital. This implies that the signal at the
output of the block equivalent to the VCO (the integrator A(z)) is perfect. It adds
no jitter and is not a source of noise. All the timing noise can be considered to be at
the input. The trade oﬀ that sets the design of the loop ﬁlter in this case relates the
pull-in and pull-out ranges of the DLL with noise injected along with the signal [12].
s[n], from equation (3.4), models all the elements in which the timing of the
incoming signal deviates from what is expected of it (that is, that the duration of all
bits is the same and equal to the one generated at the receiver). In the same way,
g [n] can be written as:
g [n +1 ]=g [n]+NcNfT + c[n] (3.5)
where c[n] is the update obtained from the loop for next iteration. The term NcNfT
is additive and common to both expressions. The signal in the loop is:
e[n]=r [n] − g [n] (3.6)
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Figure 3-3: Fine tracking block diagram, interpretation
this common term can be ignored. Then:
r[n +1 ] =r[n]+s[n] (3.7)
g [n +1 ] =g [n]+c[n] (3.8)
These are the equations of a classical DLL. The block diagram from Figure 3-1 can
be redrawn taking this last two equations into account. The result is given in Figure
3-3. From equations (3.7) and (3.8), the value of the block A(z)i s :
A(z)=
1
z − 1
(3.9)
The expression that relates the input signal s[n] with the error can be obtained:
H (z)=
E (z)
S (z)
=
1
1+F (z)A(z)
(3.10)
Replacing equation (3.9):
H (z)=
z−1
F (z)z−1 +1− z−1 (3.11)
It is interesting to rewrite these equations combining the two ﬁlters present in the
loop F (z)a n dA(z)a s
G(z)=F (z)A(z)=
F (z)z−1
1 − z−1 (3.12)
69In this situation, the error transfer function can be rewritten as:
E (z)=
A(z)S (z)
1+G(z)
=
z−1S (z)
(1 − z−1)(1+G(z))
(3.13)
The ﬁlter F (z) is speciﬁed by the fact that it must be able to correct:
• An unknown diﬀerence in delay.
• An unknown diﬀerence in frequencies between the clock in the transmitter (that
determines the width of the pulses and the separation between two consecutive
pulses) and the clock in the receiver (that determines the sampling rate).
• Input noise coming from two sources: white noise that adds to any signal re-
ceived, and jitter, both coming from the transmitter and added at the receiver.
Models of these imperfections will be included along the chapter.
T h ep o s s i b l ec h o i c e sf o rF (z) (or, as preferred, G(z)) are many. Let:
G(z)=
P (z)
(1 − z−1)
2 (3.14)
where P (z) is a polynomial in z−1 (not a fraction). The necessity of this kind of
transfer function will become clear in the next sections.
3.2.2 Eﬀect of a frequency oﬀset
A frequency diﬀerence between the transmitter clock and the receiver clock is pro-
duced when the input of the system s[n] is equal to the following expression:
s[n]=A · u[n] (3.15)
where u[n] is the step function. Its z-transform is:
S (z)=
k
1 − z−1 ROC = {z ∈ C such that |z| > 1} (3.16)
70The z-transform of the output error of the loop is
E (z)=
z−1
1−z−1 ·
A
1−z−1
1+
P(z)
(1−z−1)
2
(3.17)
Optimally, the response to a step should be a decreasing exponential of the form:
e[n]=k
 a
n−iu[n − i] (3.18)
In order to obtain that, the denominator of its z-transform must have the form 1 −
az−1.I tw o r k si f :
P (z)=( 1+b)z
−1 − z
−2 (3.19)
Then
E (z)=
Az−1
a − (1 − b)z−1 (3.20)
Therefore, the step response is
e[n]=k (1 − b)
n−1u[n − 1] (3.21)
It will be a decaying exponential if
|1 − b| < 1 (3.22)
3.2.3 Eﬀect of a delay diﬀerence
Taking into account the model, a phase diﬀerence is produced when the input of the
system s[n] is equal to the following expression:
s[n]=A · δ[n] (3.23)
It can also be expressed as:
s[n]=A(u[n] − u[n − 1]) (3.24)
71From the step response previously obtained,
e[n]=Aδ [n − 1] − Ab(1 − b)
n−2u[n − 2] (3.25)
If the step response is a decaying exponential, so is the impulse response. In both
cases the error stabilizes to a null value.
3.2.4 Eﬀect of random noise
It is assumed that the noise that accompanies the estimation of the delay of the signal
is gaussian and white. In this model all the noise is injected as an additive component
for r[n]. If the noise spectrum at the input is white, its spectrum at the output of
the loop, taking into account the transfer function from the input r[n] to the error
e[n][ 1 6 ] :
H (z)=
1
1+G(z)
=
(1 − z−1)
2
1+( b − 1)z−1 (3.26)
The power spectrum at the error output of the loop is then
Snn (z)=H (z)H
 
z
−1 
(3.27)
Or, particularized at the unit cycle, in function of the frequency:
Snn
 
e
jω 
=
   H
 
e
jω    2 (3.28)
Figure 3-4 shows the shape of several ﬁlters in function of the value of the param-
eter b. The ﬁlter is always a high pass ﬁlter in which the bandwidth is related to the
value of b.A st h ev a l u eo fb increases and approaches 2, the bandwidth decreases and
the ﬁlter approaches a delta at high frequencies.
3.2.5 Choice of the coeﬃcients of the ﬁlter
The ﬁlter is ﬁxed by choosing a value of b. There is a trade oﬀ between the speed to
eliminate a diﬀerence in frequencies and to minimize the noise bandwidth of the loop,
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Figure 3-4: Spectrum of error noise depending on the value of b
so that any noise at the input is minimized. In order to design the step response to
decay rapidly, b must be as close to 1 as possible, so that |b − 1| is small. On the
other hand, if the noise bandwidth is to be as small as possible, b should be close to
1. A good choice will depend on the noise environment.
3.3 Deﬁnition of the delay estimator
In the previous analysis, it was assumed that the diﬀerence between the input delay
and the delay generated in the local system (represented by the error e[n]) is exactly
known. This is not true since e[n] is estimated using the result of the correlation of
the input signal with the local version of it.
The local version of the signal is a low-order approximation of the incoming signal.
It integrates the incoming signal, providing a sub-optimal approximation to the clas-
sical matched ﬁlter approach. From the point of view of the quality of the estimation
of the delay of the signal, it is necessary to compare the center of the received bit
with the expected position.
The data that is available to perform the estimation is just the output of the
73correlators for the two integration windows chosen as the two containing parts of the
signal. From the previous chapter, the value of these integrals is:
I1 [n]=NcA
 
V
2
− r[n]
 
(3.29)
I2 [n]=NcA
 
V
2
+ r[n]
 
(3.30)
A possible estimator of the delay (r[n]) is:
ˆ r[n]=
V
2
·
I2 [n] − I1 [n]
I2 [n]+I1 [n]
(3.31)
This estimator has several problems:
• Both I1 and I2 are gaussian random variables, not deterministic quantities. The
estimation is noisy.
• Equations (3.29) and (3.30) assume that the frequencies of the transmitter and
receiver clocks are exactly equal. This is not completely true and the impact
of the diﬀerence in frequencies in the estimator of the delay must also be taken
into account.
• It is not a good idea to implement a circuit performing a real time division at the
frequency this circuit should operate. This will be replaced by a multiplication
by the inverse. It will add some quantiﬁcation noise.
• The corrections are digital. In fact, the possible corrections that can be done in
this system are not continuous and are bounded, and are an architectural issue
that will be treated in the next chapter concerning implementation.
These problems are treated in the following sections.
3.3.1 Impact of AWGN
Due to the AWGNat the input of the receiver, I1 [n]a n dI2 [n] are gaussian stochas-
tic processes. It is necessary to check if the noise present in the estimator can be
74approximated as gaussian noise. If it is true, then the linear analysis performed in
the previous sections is correct. Let us redeﬁne these integrals as:
I1 [n]=ANc
 
V
2
− r[n]
 
+  1 [n] (3.32)
I2 [n]=ANc
 
V
2
+ r[n]
 
+  2 [n] (3.33)
where the ﬁrst part of both expressions is deterministic and  1 [n]a n d 2 [n] are discrete
stochastic processes.  1 [n]a n d 2 [n] can be modeled as independent white gaussian
random process with zero mean and the same variance.
The problem of the estimator used here is that the noise appears in the denomina-
tor, thus invalidating the assumption that the noise at the input of the ﬁne tracking
loop is gaussian:
ˆ r[n]=
V
2
·
I2 [n]+ 2 [n] − I1 [n] −  1 [n]
I2 [n]+ 2 [n]+I1 [n]+ 1 [n]
(3.34)
However, if  1 [n]a n d 2 [n] are small compared to I1 [n]a n dI2 [n], then it is
possible to use a Taylor series expansion wit high conﬁdence in accuracy. This is a
safe assumption since the signal to noise ratio after correlation is greater than 10 dB.
Therefore:
ˆ r [n]  
V
2
·
I2 [n]+ 2 [n] − I1 [n] −  1 [n]
I2 [n]+I1 [n]
−
V
2
·
I2 [n]+ 2 [n] − I1 [n] −  1 [n]
(I2 [n]+I1 [n])
2 · ( 2 [n]+ 1 [n])
(3.35)
Reordering the terms:
ˆ r[n]  
V
2
·
I2 [n]+ 2 [n] − I1 [n] −  1 [n]
I2 [n]+I1 [n]
·
 
1 −
 2 [n]+ 1 [n]
I2 [n]+I1 [n]
 
(3.36)
Since | 2 [n]+ 1 [n]| << |I2 [n]+I1 [n]|:
ˆ r [n]  
V
2
·
I2 [n]+ 2 [n] − I1 [n] −  1 [n]
I2 [n]+I1 [n]
(3.37)
Therefore, the assumption that the estimator of the delay is aﬀected by additive
75gaussian white noise is correct.
3.3.2Impact of diﬀerence of frequencies
As it was seen in the previous chapter, equations (3.29) and (3.30) can be changed
to model the diﬀerence in frequencies:
I1 [n]=NcA
 
V
2
− r[n]
 
− A
 
V
2
− r[n]
 
· (Nc2 − m1)
+ A∆T
Nc2 + m1 +1
2
· (Nc2 − m1)
(3.38)
I2 [n]=NcA
 
V
2
+ r [n]
 
+2 A
 
V
2
− r [n]
 
· (Nc2 − m1)
− 2A∆T
Nc2 + m1 +1
2
· (Nc2 − m1)
(3.39)
where Nc2, m1 and ∆T were deﬁned in equations (2.53), (2.52) and (2.33). Integration
I3 from equation (2.77) is not taken into account in this analysis since the receiver
is estimating the delay based on only two integrations. Figure 3-5 shows how the
estimation of the delay changes for diﬀerences between the transmitter and receiver
frequencies of 20 ppm,5 0ppm and 100 ppm. Since the diﬀerences are so small, a
detail view of Figure 3-5 is shown in Figure 3-6. The conclusion is that the frequency
diﬀerences usually encountered due to diﬀerence of clocks do not aﬀect the receiver.
3.3.3 Impact of the granularity of the division
To perform a division consumes time and power. It is avoided as much as possible.
A way around the division is to store inverses of the possible numbers in a ROM and
access them as needed. Using the result of the addition I1 + I2 as addresses to the
ROM, a coeﬃcient is obtained from it and used to multiply to the result of I2 − I1.
Let examine more closely the change in the operation. An exact division by x can be
equally obtained by multiplying the number of the numerator by 1/x.
First, x is quantiﬁed using only the more signiﬁcant n1 bits to represent it. These
n1 bits are the address of a position inside a ROM that contains an approximation
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77to the coeﬃcient that should be multiplied, that works for all the margin of values.
The number chosen to replace the coeﬃcients must be such that it minimizes the
mean square error for that interval.
Error =
  b
a
 
1
x
− c
 2
dx (3.40)
This error is minimized when:
c =
lnb − lna
b − a
(3.41)
The previous equation yields proper results only when none of the limits a or b
are 0. The ROM has a ﬁnite number of positions, so only a ﬁnite number of intervals
can be represented using this technique. Therefore, there is a maximum number and
a minimum number that can be represented. This will set the dynamic range of our
receiver.
A measure of quality of the system is given by the mean square error for all the
values represented. In order to calculate that for each number of bits, it is considered
that when c is used to represent the interval from a to b, the square error for that
interval is:
Error =
 
1
a
−
1
b
 
−
(lnb − lna)
2
b − a
(3.42)
The mean square error is obtained by adding the error for all the intervals and dividing
between the number of intervals. It is shown in Figure 3-7 that for a number of bits
smaller than 5, a large error is obtained while, using a number of bits greater does not
decrease this error by much. As an adequate trade-oﬀ between precision and size of
the memory necessary to represents these values, it is chosen that only the ﬁve most
signiﬁcant bits of the number will be used. The error will certainly increase when the
signal is small, but an automatic gain control helps to avoid small signal amplitudes.
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3.3.4 Granularity of the corrections
Due to the architecture used, only a limited range of delay corrections can be applied.
Although this can be increased by buﬀering, a non-buﬀering architecture will be
presented in the next chapter that allows for corrections of -3, -2, -1, 0, 1, 2 and 3
samples. That corresponds to delays of -1500 ps to +1500 ps, taking into account
that the sampling frequency is 2 GHz.
The impact of this will be studied only in the global simulation performed in the
next section.
3.4 Speciﬁcation of the total jitter of the system
The total jitter of the system has been dumped at the input of the ﬁne tracking loop.
The jitter will cause an error to appear at the output of the tracking loop. Two
diﬀerent kinds of errors can be considered:
• The ﬁne track system provokes an instantaneous error that needs a correction
of the delay greater than the three samples this system is able to correct.
79• The jitter provokes a total timing error that makes the pulse get out of the two
integration windows that are used for estimating the ﬁne tracking correction.
The total jitter at the receiver is the sum of the jitter caused by both the receiver
and the transmitter. Let each of the jitters be modeled as an additive white gaussian
noise with zero mean and standard deviation σjitter. The jitter from the transmitter
and the jitter from the receiver are independent stochastic processes. When they are
added together, the total jitter present in the system is a gaussian process of zero
mean and variance:
σ
2
total = σ
2
jitter + σ
2
jitter =2 σ
2
jitter (3.43)
Since the jitter is a random process, the jitter speciﬁcation comes in the form of
a standard deviation that ensures that the probability of the two events previously
indicated is smaller than a certain value. One of the two events will imply a more
stringent restriction that the other.
For the second event, let the initial pulse be centered between two integration
windows. In order to get the pulse out of this time interval, it is necessary for the
error just to be greater than 1000 ps, as in that case, the two integration windows
considered do not contain the total pulse anymore.
The ﬁrst event imposes a less stringent constraint. While in case of the second
event, the jitter present at the input of the ﬁlter is important, in case of the ﬁrst event
the jitter present at the output of the ﬁne tracking loop, already ﬁltered and with a
total power smaller than the one at the input, is the one that sets the limit. Besides
in order to require a correction greater than the one the system can provide, a delay
greater than 1500 ps is needed. Ensuring that at the input there are no deviations
greater than 1000 ps implies that at the output there are no deviations greater than
1500 ps.
If the probability of getting a deviation greater than 1000 ps and smaller than
−1000 ps is below 10−5, then the probability of loosing a packet of 1000 bits because
of synchronization problems is smaller than 10−2 (using an union bound [16]). The
80constraint is:
Pr=2 N
 
∆t
σjitter
√
2
 
< 10
−5 (3.44)
From where σjitter =7 4ps.
3.5 Simulation
In order to check the diﬀerent analyses performed in this chapter and also to provide
a guide for the choice of the parameter b in the ﬁlter, a model has been created in
Simulink. It aims to clarify the trade-oﬀs seen in this chapter and check if the loop
works properly for the predicted environment. It includes all possible non-idealities
as the granularity of the delay corrections mentioned in the previous section.
The conditions of the simulation presented here are a diﬀerence between trans-
mitter and receiver clocks of 50 ppm and an additive gaussian white noise added to
the input with zero mean and standard deviation 60 ps. As shown in Figure 3-8, if
b =1 .2, the loop works appropriately under all these conditions. This ﬁgure shows
the error in ns in function of the iterations of the loop. It is seen that the error is
not continuous or smooth varying. This is due to the granularity of the corrections.
The error builds up until it is enough to force a correction of one sample, and drops
at that moment. Then, it continues building up and the process repeats.
3.6 Summary
This chapter analyses the ﬁne tracking subsystem of the receiver. It begins with
an analytical model that allows to specify the characteristics of the loop ﬁlter and
then reviews the non-idealities that aﬀect the operation of the loop. Since the loop
is implemented in the digital domain, quantization noise and granularity in several
stages aﬀect the performance. Concretely, the corrections in delay are done in the
digital domain, without any feedback to the analog clock. The possible correction
is a discrete programmable delay of an integer number of samples. The constraint
on the input jitter is related to the width of the integration window and also to the
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Figure 3-8: Error at the output of the ﬁnetracking loop
implementation of the corrections of delay. A programmable delay from −3t o3
samples (−1500 ps to 1500 ps) is enough to cope with a system with total jitter with
a standard deviation below 74 ps and with clocks with deviations below 100 ppm.
82Chapter 4
Implementation
In the previous two chapters, the operations needed for synchronizing the signal and
demodulating the incoming bits were speciﬁed. No time constraints were taken into
account. This chapter presents block diagrams of the digital elements necessary to
perform those operations and explains their limitations.
4.1 Characteristics of the signal
The received signal is a pulsed UWB signal. Each pulse is considered to have a width
of 2 ns. The exact shape of the pulse (whether it resembles closely a gaussian, a
triangular or a rectangular pulse) is not important as was proved in Chapter 2. The
spectrum of the signal has most of its energy in the band from DC to 500 MHz.
Another characteristic of the UWB signal is its duty cycle. A duty cycle of 0.02 is
chosen for this system. The receiver as designed here will not be able to handle other
duty cycle, but this functionality can be easily added in later versions. The distance
between two consecutive pulses is equal to 100 ns. The data is represented diﬀerently
inside the packet. In the header, each bit is represented with Nc pulses following a
Gold code of that same length. The header of each data packet is composed of several
bits equal to 1 in order to give the receiver time to achieve coarse acquisition. The
header ends with a bit 0 (as it is antipodal signaling, with the same sequence of pulses
with opposite sign). After that, each bit is represented with only one pulse, and the
83receiver makes a hard decision on each pulse. The length of code was chosen as a
good trade-oﬀ between a reasonable time to achieve coarse acquisition and a good
processing gain available for timing control.
These parameters set constraints on the receiver:
• The integration window is set to 2 ns.
• The time to process any pulse is 100 ns, considerably larger than 2 ns.
• Timing decisions will be done over a whole code (31 pulses). Once the code is
no longer used, it is simple to replace it by a decision directed scheme, and keep
the cycle of the receiver equal to 31 pulses.
4.2Modes of operation of the receiver
As already described in Chapter 1, the receiver will be moving from one mode of
operation to another as the signal is detected, then the end of the header is detected.
The three states, with their timing constraints are the following:
• Coarse acquisition: The incoming signal is correlated with 50 delayed versions
of the template. When the correlations are calculated, they are compared to
check if an UWB signal has been detected. If it has, an estimation of its delay
is obtained and the system changes to ﬁne tracking. If not, a new set of 50
delay is tested in the next iteration. The mechanism by which the diﬀerent
delays are swept from iteration to iteration is simple. Each of coarse acquisition
iterations last (Nc +1 ) Tf instead of NcTf. As the incoming signal is repeating
the same bit in the header and it lasts NcTf, each iteration, the local templates
are delayed Tf with respect to the new bit. In that way, as the delays tested
in each iteration cover an interval also equal to Tf, all the diﬀerent possible
delays are tested consecutively. This implies that a decision on the detection of
coarse lock must be taken before an interval equal to Tf has passed after the
last correlation, and a new iteration of the coarse acquisition starts.
84• Fine tracking: The pulses are located between two integration windows. Now,
the correlation time is the same, but no relative displacement of the local copy
with respect to the received signal is needed. Since the objective is to keep
both templates synchronized, the period of each ﬁne tracking iteration is equal
to NcTf. In concrete, after the last pulse of the sequence for a bit is received,
the time interval available to obtain the correction in delay before the next
correlation starts is the time between two consecutive pulses, that is Tf.A t
the end of the header of the data packet there is a change of the sign of the
signal received. When this change is detected, the receiver jumps to the next
stage. At the same time, the signal is checked for any indication of a loss of
synchronization.
• Decision directed ﬁne tracking: It is activated while the data of the packet is
being received. Even taking into account that now each pulse received repre-
sents a bit, to make the timing estimation less noisy, the timing information
is obtained by integrating Nc pulses. That implies that, even if the data is
presented at the output at a diﬀerent rate, the receiver still performs the same
iterations as in the previous state, ﬁne tracking. The same timing constraints
apply to this state.
4.3 General block diagram
The input analog signal to the receiver is sampled at 2 Gsps at a precision of 4 bits.
The digital part receives four samples (16 bits) at the same time, in parallel, ordered
chronologically and synchronized to a 500 MHz clock edge. This data rate is very
high to process in the digital domain. The required frequency of the clock in other
stages can be reduced by parallelizing.
The architecture designed to cope with these speciﬁcations is shown in Figure 4-1.
Its main elements are:
• Digital Front-end: Its input is the output of the ADC. It serves two objectives:
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Figure 4-1: Block diagram of the receiver
it acts as buﬀer of the samples, parallelizing them in ten streams, reducing
in this way the frequency of the clock necessary in other blocks to 50 MHz.
The second task is the ability to discard individual samples, so that a delay of
±500 ps, ±1000 ps and ±1500 ps can be eﬀectively used in the digital tracking
loops. This block constitutes the interface between two clock domains, the high
frequency clock at 500 MHz and the clock for the remaining digital back end
at 50 MHz1.
• Correlators: The output of the Digital Front-end is fed to the correlators. This
block generates the local copy of the pseudonoise code, and it is designed so
that it performs in parallel 10 correlations at the same time. A memory block
allows to store up to 50 correlations, so that the coarse acquisition process can
be sped up since 50 diﬀerent delays are checked in each iteration.
• Coarse acquisition subsystem: Each time the correlators have 50 correlations
1This clock frequency allows to use standard cells and synthesis tools to implement this part of
the circuit.
86ready, this subsystem analyzes the data and decides if a signal has been found
or not. If a signal is found, it performs the actions necessary to put the receiver
in ﬁne tracking mode. This block is only active at the end of each correlation,
when the receiver is in coarse acquisition mode.
• Fine tracking subsystem: This performs the ﬁne tracking algorithm when the
receiver has already achieved coarse acquisition. It checks the incoming signal
for a ”0” detected bit. When this happens, it sets the decision directed loop.
It also checks for loss of synchronization lock, and reverts to coarse acquisition
algorithms accordingly.
The timing of the whole circuit is a complex task, since it is divided in two
domains with two diﬀerent clocks. In the previous section, the time interval available
for an iteration in each of the states of operation of the receiver has been deﬁned.
An iteration lasts (Nc +1 ) Tf when the receiver is performing coarse acquisition and
only NcTf when it is performing ﬁne tracking or decision directed ﬁne tracking. Of
the three parts of the Back-end, the correlators will be working during most of this
time, while ﬁne tracking and coarse acquisition subsystems are only activated when
the result of the correlations are ready at the end of each iteration. The Back-end
performs the mathematical test that will prompt the receiver from one state to a
diﬀerent one, but the main control of the system is located in the Digital Front-end.
The control inside the Back-end is distributed. The Digital Front-end provides
two signals. The ﬁrst one is a clock signal at 50 MHz that is used in all the Back-end.
The other is an Startg signal that indicates the Back-end when an iteration of the
receiver (it does not matter if is coarse acquisition or any other state) starts. Each
of the three subsystems, correlators, coarse acquisition and ﬁne tracking subsystem,
has a diﬀerent control block that receives these two signals. These circuits have been
designed in a way that for each task that need to be performed, an enable signal that
is controlled by this block must be activated. These blocks are implemented using
one or more counters to count cycles of the 50 MHz clock. Since all the system is
synchronous, it is known at every moment what results to expect from any other
87block and then when to activate these enable signals.
4.4 Digital Front-end
Figure 4-2 shows the Digital Front-end of the receiver. It has three main blocks.
These blocks are the swapper, a buﬀer and a control system. The functionality of
the swapper will not be explained in this section, as an intuitive approach requires
information related to the implementation of the ﬁne tracking subsystem. But to
understand the operation of some parts of the Back-end, information on how the
buﬀers perform the parallelization of the data is needed. For now, it will be assumed
that the input to the buﬀers are four samples coming from the ADC, aligned to the
same 500 Mhz clock edge. They contain the right samples at the right instants.H o w
this is accomplished, with a block between the ADCs and the buﬀers, is clariﬁed at
the end of the chapter.
4.4.1 Buﬀers
In this block, two buﬀers are placed. They store 20 ns of data (in total, 40 samples)
and put them in parallel at the input of the correlators block. They store data every
interval of two nanoseconds but only update the data at its output once every 20 ns.
These two buﬀers are marked Buﬀer 1 and Buﬀer 2 in Figure 4-2.
Each buﬀer has a clock input of 500 MHz. It also has two diﬀerent types of
enable, marked in the ﬁgure as Read and Write. If Read is high, the block stores
the signals at its input. It can store up to 20 samples, equivalent to 10 ns time. If
Write is high, the content of the buﬀer is dumped to the output. There are two buﬀer
blocks.
Using these buﬀers, time is divided in intervals of 20 ns. During the ﬁrst 10 ns,t h e
samples are stored in Buﬀer 1. This data is presented at its output during nanosecond
12 of the 20 ns interval. During the second half of the interval, the samples are stored
in Buﬀer 2. This data is presented at its output during nanosecond 2 of the next 20
ns interval. Both sets of data are latched into the Back-end on the rising edge of the
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Figure 4-3: Signals generated by the control of the Digital Front-end
50 MHz clock. The control signals for the buﬀers and the 50 MHz clock are shown
in Figure 4-3. When the 50 MHz clock rises, the data from Buﬀer 1 has had 14 ns
to stabilize, and the data from Buﬀer 2 has only had 4 ns.
During coarse acquisition, both buﬀers work. In ﬁne tracking, only the ﬁrst one
is needed as the delay of the signal has already been estimated and the timing of the
receiver modiﬁed in such a way that the pulse arrives in time allocated to Buﬀer 1.
4.4.2Control for the Digital Front-end
The state of the receiver is signaled to the other blocks by using two signals: FineCoarse
and Dd. In coarse acquisition, FineCoarse=0and Dd=0. In ﬁne tracking, FineCoarse=1
and Dd=0. In decision directed ﬁne tracking, FineCoarse=1 and Dd=1. The initial
state of the receiver is coarse acquisition and it can only change when an iteration
ends.
At the end of an iteration of coarse acquisition, the signal Decision from the coarse
acquisition subsystem is checked. If it is equal to 1, the control waits for a number of
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Figure 4-4: Signals generated by the control of the Digital Front-end
nanoseconds that depends on the values of signals Advance, Delay and InWait from
the coarse acquisition subsystem and then the next iteration of the system state is
ﬁne tracking. If Decision is equal to 0, then a new iteration in the coarse acquisition
state is initialized.
At the end of an iteration of ﬁne tracking, the signals Decisionb and Bit from the
ﬁne tracking subsystem are checked. If Decisionb is equal to 1, the signal has been
lost and the system goes back to coarse acquisition in the next iteration. If Bit is
equal to 0, the header of the data packet ﬁnished and the system goes to decision
directed ﬁne tracking state. When Decisionb is equal to zero, signals Advance and
Delay, this time coming from the ﬁne tracking subsystem, will be read, and its value
used to adjust the timing for next iteration.
At the end of an iteration of decision directed ﬁne tracking, Decisionb, Advance
and Delay are used in exactly the same way as in ﬁne tracking state. At the beginning
of each iteration, the control block generates the signal Startg as shown in Figure 4-4
in order to initiallize the process of the Back-end blocks.
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4.5 Back-end subsystem
The Back-end comprises all the circuits needed to implement the algorithms developed
in the previous chapters. Its components are described in the following sections.
4.5.1 Correlation subsystem
The function of the correlation subsystem is to obtain the correlation values of the
local templates and the incoming signal. During coarse acquisition it will calculate
50 simultaneous correlations. During ﬁne tracking, only 2. Its block diagram is
depicted in Figure 4-5. Figures 4-6 and 4-7 show the block diagrams of its largest
blocks, Datapath 1 and Datapath 2. The data arrives from the Digital Front-end
already parallelized in groups of samples that represent slots of 20 ns. The partial
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94results of the correlations are stored in a memory until they are ready (when Nc
values have been added). The operation of this memory block changes from coarse
acquisition to ﬁne tracking and decision directed ﬁne tracking. In coarse acquisition,
all its positions are used. In ﬁne tracking, only two channels are used. Besides, during
coarse acquisition, both Datapath 1 and Datapath 2 are activated. In ﬁne tracking,
only Datapath 1 is used.
The ﬁrst task in the correlators is to add the incoming samples in groups of
4 consecutive samples. In this way, the integration window of 2 ns is eﬀectively
implemented and the bit rate is reduced 2.
Then, these numbers are multiplied by the code (if the state of the receiver is
coarse acquisition or ﬁne tracking) or by the sign of the bit detected (if the state of
the receiver is decision directed ﬁne tracking). This is the reason for the diﬀerence
between Datapath 1 and Datapath 2. Datapath 1 includes a block that performs
the hard decision on the bit encoded in an individual pulse while Datapath 2 does
not. The correlation integrates Nc = 31 pulses. This will be slightly corrected taking
into account the time that takes to perform some of the calculations in the coarse
acquisition and ﬁne tracking subsystems.
4.5.2Fine tracking
Although ﬁne tracking happens after coarse acquisition, due to the complexity of
coarse acquisition and the fact that most of the structure in the ﬁne tracking subsys-
tem is reused in the coarse acquisition process, it is necessary to describe its operation
ﬁrst.
The operations that need to be performed by this subsystem are:
1. Estimation of the delay:
ˆ r[n]=K ·
(I2 − I1)
(I2 + I1)
(4.1)
2For each four samples of 4 bits, only a number of six bits per second is obtained.
952. Checking the system has not lost track of the signal:
|I2 + I1| >Th fine (4.2)
where Th fine is a threshold that is ﬁxed using the data from chapter 2. In
presence of signal the probability of not meeting this threshold is low (0.05 or
less) while in presence of only noise it is in the order of 0.5.
3. Updating the values on the loop ﬁlter F (z) to obtain the delay update of the
loop.
4. Using the output of the digital ﬁlter to obtain the necessary update in the
swapper and the clocks for next iteration of the system.
The signals at the output of this block indicate if the threshold has been met (Check-
thresh) and provide information for change in the delay of the Digital Front-end
operation in the next iteration (Advance, Delay and Swap).
Figure 4-8 shows a block diagram of the ﬁne tracking subsystem. In the lower
part of this diagram there is the procedure of how the enables for the diﬀerent blocks
are generated so that they are activated one at a time in a pipelined fashion. The
ﬁne tracking subsystem has two inputs coming from the correlation subsystem. The
ﬁrst input I1 is obtained from the input of the ﬁrst channel of the memory (I1i n
Memory 1 block, from Figure 4-6). The second input comes from the input of the
second channel of the same memory (I2 from Figure 4-6). These two inputs are 11
bits wide. There is an enable input that starts the calculations in the block when the
result of the correlation of the whole code or of Nc pulses (depending on if the state
is ﬁne tracking or decision directed ﬁne tracking) is present.
If the enable is high from 0 ns to 20 ns, CheckThresh is ready before 100 ns.
The signals that encode the new delay of the receiver for the next iteration (Advance,
Delay and Swap whose exact meaning is described later in this chapter) will be ready
after 120 ns. Figure 4-9 indicates the position of this enable signal (indicated as
Enablef) with respect to the enable and reset of the gold code generator. It is seen in
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Figure 4-8: Architecture for the ﬁne tracking subsystem
this ﬁgure that the ﬁne tracking block is activated at the same time as the memory is
enabled (right after the gold code generator is enabled). When this block is activated
only Nc − 1 pulses and not Nc have been integrated. This is due to the fact that the
output of the block is ready after 120 ns and misses the next pulse that is only 100
ns apart. The choice is then either to ignore the last pulse for the present iteration
or miss the ﬁrst pulse of the next iteration. The loss is the same in both cases:
Loss(dB)=1 0 log
Nc
Nc − 1
(4.3)
For Nc = 31 this amount is below 1 dB. The choice is made to ignore the last pulse
of the sequence so that the next sequence starts at the right moment.
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Figure 4-9: Position of the Enable of the ﬁne tracking subsystem with respect to
other signals.
4.5.3 Coarse acquisition subsystem
Once the results of the 50 correlations are obtained, they are analyzed. The pipeline
responsible of this analysis has many stages and sub-blocks. A block diagram of the
subsystem is shown in Figure 4-10. The structure of block Maximum and Threshold
of this ﬁgure is shown in Figure 4-11. Finally, Figure 4-12 depicts the block Preprocess
from ﬁgure 4-11.
The operations performed in this subsystem are:
1. Taking the absolute value of 50 correlations of the incoming signal with diﬀer-
ently delayed templates.
2. Obtaining the maximum absolute value of the 50 values available.
3. Comparing this maximum value to the threshold of detection. This threshold
have been chosen from the data present in chapter 2, to ensure a minimum
value of probability of correct lock while making the probability of false alarm
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Figure 4-11: Architecture for the maximum and threshold block
as small as possible. If this threshold is not met, it is deduced that no signal is
present in any of the 50 delays tested, and the coarse acquisition state continues
in next iteration. The result of this comparison will be indicated with signal
Jumptoﬁne to the rest of the system.
4. If the threshold is met, the change from coarse acquisition to ﬁne track must
take place. The two adjacent correlations to that chosen as the maximum are
retrived from an auxiliary memory.
5. The ﬁne tracking algorithm is carried out two times. One with the maximum
and the previous correlation value. The second, with the maximum and the
next correlation value.
6. The total energy contained in the maximum and the previous correlation value
is compared to that contained in the pair comprised by the maximum and the
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Figure 4-12: Architecture for the preprocess block
next correlation value. The pair with the maximum energy is assumed to contain
the pulse and its delay with respect to the beginning of the 100 ns interval is
estimated as needed for the ﬁrst iteration of the ﬁne tracking state.
Part of the functionality of the ﬁne tracking subsystem is needed in this block
since, when the system jumps from one state to the other, the ﬁne tracking process
must be initialized correctly. Its block diagram is shown in Figure 4-13. The diﬀerence
with Figure 4-8 is that the ﬁlter is not present because the purpose of this block is
to determine the ﬁrst output of the ﬁlter when all positions in its memory would be
equal to 0.
In Figures 4-10, 4-11 and 4-12, several enable signals for the diﬀerent subblocks
were indicated. Figure 4-14 depicts the sequence of enable signals for the coarse
acquisition block when coarse acquisition is not achieved. Some of these blocks work
in a pipelined fashion and the enable signals to most of them are active during ﬁve
periods of the clock. The signal Jumptoﬁne is ready to use 160 ns after the rising
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Figure 4-13: Architecture for the ﬁnetrack minus ﬁlter block included in the coarse
acquisition subsystem
edge of signal Enable1 that indicates the beginning of the operation of the coarse
acquisition subsystem at the end of every iteration. This is short enough to take a
decision integrating the whole Nc pulses and still being ready before the reset of the
gold code generator is asserted. In spite of this, it can be observed in Figure 4-14 that
the coarse acquisition starts when only Nc − 1 pulses have been integrated. This is
due to the length of the process of transition from coarse acquisition to ﬁne tracking.
If when Jumptoﬁne is asserted, it is equal to 1, the process of transition to the new
state of ﬁne tracking is initiated and more blocks of the coarse acquisition subsystem
must be enabled. Figure 4-15 shows these enable signals. The time necessary for
having ready the control signals with the estimation of the delay of the incoming
signal is 120 ns after Jumptoﬁne. It is necessary to accommodate for this time and
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Figure 4-14: Coarse acquisition subsystem control when no lock is achieved
this implies losing the last pulse in the coarse acquisition iteration and the ﬁrst two
pulses in the ﬁrst iteration of the ﬁne tracking state. Since by the time the ﬁne
tracking algorithm starts two pulses have already passed, the gold code generator is
reset using Reset2 GC instead of Reset GC to start the code with its third bit. This
change only aﬀects the ﬁrst iteration of the ﬁne tracking state.
4.6 Implementation of the delay adjustment
In the previous description, a block that belongs to the Digital Front-end was skipped.
This block is the Swapper, as seen in Figure 4-2. In this section, its functionality and
implementation are described.
4.6.1 Required functionality
The purpose of the swapper is to be able to implement a correction of the beginning
of the integration window of up to 3 samples in any direction (advance 3 samples or
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discard 3 samples) even if a sequence of corrections of this kind has already happened.
The correction of the delay is given as a 3-bit 2-complement binary number.
In order to clarify the functionality of the Swapper, ﬁrst it is necessary to indicate
the diﬀerence between default window and integration window.
The inputs to the Swapper are the outputs from the analog to digital converter
properly synchronized to a 500 GHz clock edge. Let so [n] be the data stream coming
from the ﬁrst ADC, s1 [n] the samples coming from the second ADC, s2 [n] the stream
coming from the third ADC and s3 [n] the data stream coming from the fourth ADC.
At any even nanosecond 2n, so [n] contains the sample at time 2n+0ns, s1 [n]c o n t a i n s
t h es a m p l ea tt i m e2 n+0 .50 ns, s2 [n] contains the sample at time 2n+1.00 ns and
s3 [n] contains the sample at time n +1 .50 ns. The timing of this stream cannot be
changed, since it is hardwired before the back end. If these samples are grouped for
the same n, the vector [so [n],s 1 [n],s 2 [n],s 3[n]] is obtained. Adding the samples in
this vector is equivalent to using an integration window of width 2 ns that starts at
time 2nn s . This is the default window. During coarse acquisition, the Swapper will
104deliver this vector to the buﬀers.
But, after ﬁne tracking starts, corrections to the beginning of the integration
window must be done. In general, the integration window will start at a point m·Ts,
where Ts is the sampling period (500 ps)a n dm is an integer value3. The nominal time
interval between two consecutive beginnings of interval is equal to Nc·Tf/Ts samples.
For the values of these parameters used in this receiver, this is equal to 6200 samples.
Let m[i] be the index of the initial sample used in ﬁne tracking iteration i.A f t e ro n e
complete iteration of the algorithm, a correction in delay of d[i] is incorporated so
that the new integration starts in the sample:
m[i +1 ]=m[i] + 6200 + d[i] (4.4)
All these numbers are integer numbers. From the sequence m[i], two sequences can
be obtained such that:
m[i]=4· n[i]+∆[ i] (4.5)
with n[i] an integer number and ∆[i]=mod(m[i],4). ∆[i] can only have four
possible values: 0, 1, 2 and 3. ∆[i] indicates the position of the integration window
with respect to the default window. The buﬀers from the Digital Front-end require
the data at their input to be already grouped in integration windows that can have
any of these four positions with respect to the default window. The Swapper is
the block that provides at the output the data ordered according to any of the four
possible integration windows, depending on the value of a 2-bit signal called control
that is equal to ∆[i]. For the diﬀerent values of control, the vectors at the output of
the Swapper, taking into account the signals at its input, are:
• ∆[i] = 0 : The integration window uses the samples:
[so [n],s 1 [n],s 2[n],s 3[n]] (4.6)
3It can be argued that with the proper sampling and some additional signal processing it can be
estimated the result of the integration for any delay fraction of 250 ps, but this implies additional
complexity of the receiver.
105The integration window is then equal to the default window.
• ∆[i] = 1 : The integration window uses the samples:
[s1 [n − 1],s 2 [n − 1],s 3 [n − 1],s o[n]] (4.7)
This is equivalent to delaying the integration window 1 sample (500 ps)o r
advancing it 3 samples (−1500 ps).
• ∆[i] = 2 : The integration window uses the samples:
[s2 [n − 1],s 3 [n − 1],s o[n],s 1 [n]] (4.8)
This is equivalent to delaying the integration window 2 samples (1000 ps)o r
advancing it 2 samples (−1000 ps).
• ∆[i] = 3 : The integration window uses the samples:
[s3 [n − 1],s o[n],s 1 [n],s 2[n]] (4.9)
This is equivalent to delaying the integration window 2 samples (1500 ps)o r
advancing it 1 sample (−500 ps).
4.6.2State machine for implementing the change in delay
Trying to express equation (4.4) using equation (4.5):
∆[i +1 ]=mod(m[i] + 6200 + d[i],4)
= mod(4 · n[i]+∆[ i] + 6200 + d[i],4)
(4.10)
The multiples of 4 included in the previous expression can be ignored:
∆[i +1 ]=mod(∆[i]+d[i],4) (4.11)
106This equation shows how to update the state of the Swapper based on the previous
control inputs and the delay obtained from the ﬁne tracking subsystem. It necessary
to take into account that:
∆[i]+d[i]=4· k +∆[ i + 1] (4.12)
Since ∆[i]c a no n l yb ee q u a lt o0 ,1 ,2a n d3 ,a n dd[i] can only take the values -3,
-2, -1, 0, 1, 2 and 3, then k can only be equal to −1, 0 or 1. If k = −1 this implies
that the new iteration, apart from a change in the control of the Swapper, needs to
start 2 ns earlier (a complete cycle). If k = 1, the next iteration must start 2 ns later.
It is possible to consider ∆[i] as the state of the delay in the present iteration, d[i]
as the stimulus of the system, ∆[i + 1] as the next state of the delay and k as an
output of the system. Table 4.1 summarizes all the possible changes of state. No cells
are included for the case when the needed increment is zero because in that case the
state does not change. The ﬁrst line in each of the cells indicates next state, and the
second line, the value of k.
To completely characterize the change in delay, the ﬁne tracking subsystem pro-
vides three signals:
• Swap : Two bits that indicate the new state of the Swapper for the next itera-
tion, used for signal Control in the Swapper.
Table 4.1: Change of state depending on the modiﬁcation of the delay.
Initial -3 -2 -1 1 2 3
State
00 01 10 11 01 10 11
0 0 0 +1 +1 +1
01 10 11 00 10 11 00
−1 −1 −1 0 0 0
10 11 00 01 11 00 01
−1 −1 0 0 0 +1
11 00 01 10 00 01 10
−1 0 0 0 +1 +1
107• Advance :E q u a lt o1i fk = −1, 0 otherwise.
• Delay :E q u a lt o1i fk − 1, 0 otherwise.
4.6.3 Implementation of the Swapper
Figure 4-16 suggests a possible implementation of the Swapper. It has two blocks :
• Decoder : Depending of the input a diﬀerent set of signals goes through ﬂip-ﬂops
(are delayed). Depending on the value of the two bits of the signal CONTROL,
the signals that control the multiplexers (C1, C2 and C3) are given in table 4.2.
It is not necessary to use the circuit with a delay (ﬂip-ﬂop) and multiplexer in
t h ec a s eo fA D C ’ 0 .
• Reorder block : This can be seen as a multiplexer that does not use most of its
total functionality. In this case it is easier to use a decoder and a set of pass
gates that ensure the connections given in table 4.3. Each output of this block
is assigned a diﬀerent input. Of the 24 possible combinations only four are used.
It is possible to implement this block without using complete multiplexers.
4.7 Interface of the receiver
This receiver has a limited programmability. Several coeﬃcients used for diﬀerent
operations are needed:
Table 4.2: Control of C1, C2 and C3 in the reordering circuit, Figure 4-16.
Control C1 C2 C3
00 0 0 0
01 1 1 1
10 0 1 1
11 0 0 0
108ADC’0 4
DQ
CLK
ADC’1 4
4
4
0
1 C
C1
4 OUT
DQ
CLK
ADC’3 4
4
4
0
1 C
C3
4 OUT
DQ
CLK
ADC’2 4
4
4
0
1 C
C2
4 OUT
REORDER
BLOCK
ADC’’0 4
ADC’’1 4
ADC’’2 4
ADC’’3 4
0
1
2
3
A
B
C
D
CONTROL
Figure 4-16: Proposed architecture for the reordering of the samples
Table 4.3: Connections in the reorder block, Figure 4-16.
Control A B C D
00 0 1 2 3
01 1 2 3 0
10 2 3 0 1
11 3 0 1 2
109• The gold code generator needs four binary vectors, two of them to be used
as initial states of the generator and the other two as the coeﬃcients of the
generating polynomials of the code.
• The ﬁlter of the ﬁne track subsystem has ﬁve coeﬃcients that are ﬁxed during
the operation of the system.
• A threshold is needed for the detection of coarse acquisition lock and another
is needed for detecting that synchronization lock has been lost.
Registers are used to store these values. In order to program the receiver, a block
that writes the values of these registers is included. This block takes three external
inputs:
• Clock: An external clock that will be used to latched the content of the registers.
• Valid: If this is one, and the clock entry receives a rising edge, a bit is read
from the input Program
• Program: This is the concrete data input. The diﬀerent bits are loaded in series
through this entry.
The receiver outputs data bits as they are received, both in ﬁne tracking state
(one bit every Nc pulses) and in decision directed ﬁne tracking (one bit every pulse).
Two signals are provided: the Data Bit and a Data Clock that is prepared to use its
negative edge to latch the data at the output.
4.8 Summary
In this chapter the architecture for the digital back-end of a base-band UWB receiver
is described. This architecture implements the algorithms described in previous chap-
ters of this thesis. This receiver has two domains, a Digital Front-end working at 500
MHz and a Back-end working at 50 MHz (clock generated from the 500 MHz clock).
The main purposes of the Digital Front-end is to buﬀer the data coming from the
110ADC and provide a programmable delay of up to 3 samples in any direction. This last
task is accomplished with a block called swapper. The Back-end is able to perform
the simultaneous correlation of the incoming signal with up to 50 diﬀerently delayed
versions of a template. The task of coarse acquisition and ﬁne tracking of the signals
are performed here. This implementation is a full functional back end that allows
some limited programmability.
111112Chapter 5
Conclusions
This thesis has developed the digital back-end of an UWB base-band receiver. The
emphasis of the design was placed in the synchronization system. The restrictions
of the design were to achieve an almost completely digital implementation, forcing
the system to deal with an impressive bit rate coming from an ADC providing 2
Gigasamples/s of 4 bits, and to avoid to feed back any signal to the analog system
(concretely to the clock controlling the ADC).
The synchronization process is divided in two parts, coarse acquisition and ﬁne
tracking. Coarse acquisition is a highly non-linear process that provides a ﬁrst approx-
imation to the delay of the incoming signal. It has been proved that a rectangular
integration window provides a good enough performance not only for rectangular
pulses but also to other kinds. It has been proved the relevance of the probability of
false alarm in the operation of the receiver, revealing that it must be below 1/(NcNf)
to ensure a reasonable value of Pcd and E[k]. The impact of a diﬀerence in frequency
between the transmitter and receiver clocks has been incorporated into the analysis
and it is revealed that for the values usually encountered in quartz oscillators, the
algorithm shown in this thesis is robust.
The ﬁne tracking is implemented using a Delay Locked Loop. Its operation was
analyzed including all the non-idealities associated to the fact that it is wholly im-
plemented in the digital domain. The delay corrections are achieved without any
feedback to the analog clock by using a discrete programmable delay of an integer
113number of samples. The constraint on the input jitter was related to the width of the
integration window and also to the implementation of the corrections of delay. It is
chosen to implement a delay of up to 3 samples or 1500 ps in any direction, since it
is able to cope with the speciﬁcations of the receiver.
Finally, the architecture for the digital back-end of a base-band UWB receiver
implementing the synchronization algorithms was presented. This architecture has
two blocks, a high frequency block working at 500 MHz and a slow frequency block
working at 50 MHz (clock generated from the 500 MHz clock). The high frequency
block buﬀers the data coming from the ADC and provides the programmable delay
with a block called swapper. The slow frequency domain implements the tracking
algorithms.
5.1 Future work
There are several interesting possibilities:
• The FCC authorized the use of UWB receivers in the band from 3.1 to 10.6
GHz [3]. The receivers like the one developed in this thesis are not allowed
because they use a base band signal. Anyway, these circuits can still be used if
correlation with a carrier is placed at some point in the receiver chain and the
correlators are duplicated to implement an in-phase and a quadrature channel.
• The implementation developed here did not take into account power constraints.
It is important to aggressively tackle the task of obtaining a power eﬃcient
implementation of these algorithms.
• Coarse acquisition time can be optimized further, but that implies to be able to
perform more correlations at the same time. This calls for a new architecture
that quite possibly uses mixed signal procedures to obtain the correlation values
of a greater number of delays in parallel.
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